Park; Jim

Patent Applications and Registrations

Patent applications and USPTO patent grants for Park; Jim.The latest application filed is for "interconnection and input/output resources for programmable logic integrated circuit devices".

Company Profile

0.18.10

Park; Jim - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for utilizing patterns in data to reduce file size Grant 9,298,799 - Pedersen , et al. March 29, 2	2016-03-29
Method for adding device information by extending an application programming interface Grant 8,516,504 - Park , et al. August 20, 2	2013-08-20
Method and apparatus for utilizing patterns in data to reduce file size Grant 8,356,019 - Pedersen , et al. January 15, 2	2013-01-15
Method and apparatus for comparing programmable logic device configurations Grant 8,161,469 - Iotov , et al. April 17, 2	2012-04-17
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 7,839,167 - Ngai , et al. November 23, 2	2010-11-23
Interconnection And Input/output Resources For Programmable Logic Integrated Circuit Devices App 20090289660 - Ngai; Tony ; et al.	2009-11-26
Flexible macrocell interconnect Grant 7,573,297 - Lin , et al. August 11, 2	2009-08-11
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 7,492,188 - Ngai , et al. February 17, 2	2009-02-17
Interconnection and input/output resources for programmable logic integrated circuit devices App 20080074143 - Ngai; Tony ; et al.	2008-03-27
Method and apparatus for comparing and synchronizing programmable logic device user configuration dataset versions Grant 7,277,902 - Park , et al. October 2, 2	2007-10-02
Interconnection resources for programmable logic integrated circuit devices Grant 7,262,635 - Schleicher , et al. August 28, 2	2007-08-28
Interconnection resources for programmable logic integrated circuit devices App 20070080710 - Schleicher; James ; et al.	2007-04-12
Flexible macrocell interconnect Grant 7,161,384 - Lin , et al. January 9, 2	2007-01-09
Method and apparatus for comparing and synchronizing programmable logic device user configuration dataset versions App 20060236293 - Park; Jim ; et al.	2006-10-19
Interconnection resources for programmable logic integrated circuit devices Grant 7,123,052 - Schleicher , et al. October 17, 2	2006-10-17
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,989,689 - Ngai , et al. January 24, 2	2006-01-24
Interconnection resources for programmable logic integrated circuit devices App 20050218930 - Schleicher, James ; et al.	2005-10-06
Flexible macrocell interconnect Grant 6,927,601 - Lin , et al. August 9, 2	2005-08-09
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,894,533 - Ngai , et al. May 17, 2	2005-05-17
Interconnection and input/output resources for programmable logic integrated circuit devices App 20040251930 - Ngai, Tony ; et al.	2004-12-16
Interconnection resources for programmable logic integrated circuit devices App 20040222818 - Schleicher, James ; et al.	2004-11-11
Interconnection and input/output resources for programmable logic integrated circuit devices App 20030210073 - Ngai, Tony ; et al.	2003-11-13
Interconnection resources for programmable logic integrated circuit devices App 20030071654 - Schleicher, James ; et al.	2003-04-17
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,407,576 - Ngai , et al. June 18, 2	2002-06-18
Interconnection resources for programmable logic integrated circuit devices App 20020041192 - Schleicher, James ; et al.	2002-04-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.