Park; Bong-il

Patent Applications and Registrations

Patent applications and USPTO patent grants for Park; Bong-il.The latest application filed is for "computer-implemented method and computing system for designing integrated circuit by considering timing delay".

Company Profile

3.11.10

Park; Bong-il - Seongnam-si KR
Park; Bong-Il - Yongin-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Computer-implemented Method And Computing System For Designing Integrated Circuit By Considering Timing Delay App 20210173991 - Lee; Jong-pil ; et al.	2021-06-10
Computer-implemented method and computing system for designing integrated circuit by considering timing delay Grant 10,902,168 - Lee , et al. January 26, 2	2021-01-26
Clock generation circuit having deskew function and semiconductor integrated circuit device including same Grant 10,432,183 - Song , et al. O	2019-10-01
Clock Generation Circuit Having Deskew Function And Semiconductor Integrated Circuit Device Including Same App 20190245529 - SONG; JIN OOK ; et al.	2019-08-08
Computer-implemented Method And Computing System For Designing Integrated Circuit By Considering Timing Delay App 20180314771 - Lee; Jong-pil ; et al.	2018-11-01
Display system Grant 10,096,302 - Roh , et al. October 9, 2	2018-10-09
Clock Generation Circuit Having Deskew Function And Semiconductor Integrated Circuit Device Including Same App 20170117886 - SONG; JIN OOK ; et al.	2017-04-27
Hierarchical power management circuit, power management method using the same, and system on chip including the hierarchical power management circuit Grant 9,268,395 - Lee , et al. February 23, 2	2016-02-23
Data-retained power-gating circuit and devices including the same Grant 9,166,567 - Park , et al. October 20, 2	2015-10-20
Display System App 20150294647 - ROH; JONG HO ; et al.	2015-10-15
Data-retained Power-gating Circuit And Devices Including The Same App 20140266401 - PARK; Bong Il ; et al.	2014-09-18
System on chip, devices having the same, and method for power control of the SOC Grant 8,726,047 - Lee , et al. May 13, 2	2014-05-13
Hierarchical Power Management Circuit, Power Management Method Using the Same, and System on Chip Including the Hierarchical Power Management Circuit App 20120072743 - Lee; Jae Gon ; et al.	2012-03-22
Semiconductor device and method of fabricating the same Grant 8,013,627 - Park September 6, 2	2011-09-06
Semiconductor device and method of fabricating the same App 20100164537 - Park; Bong-Il	2010-07-01
Method of verifying the power off effect of a design entity at register transfer level and method of modeling the power off effect Grant 7,415,685 - Park , et al. August 19, 2	2008-08-19
Method of verifying the power off effect of a design entity at register transfer level and method of modeling the power off effect App 20070044052 - Park; Bong-Il ; et al.	2007-02-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.