Parameswaran; Harindranath

Patent Applications and Registrations

Patent applications and USPTO patent grants for Parameswaran; Harindranath.The latest application filed is for "method and apparatus for derived layers visualization and debugging".

Company Profile

0.15.3

Parameswaran; Harindranath - Uttar Pradesh N/A IN
Parameswaran; Harindranath - Noida N/A IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods, systems, and articles of manufacture for implementing interactive, real-time checking or verification of complex constraints Grant 9,064,063 - Yu , et al. June 23, 2	2015-06-23
Method and system for double patterning technology (DPT) odd loop visualization for an integrated circuit layout Grant 9,026,958 - Ghosh , et al. May 5, 2	2015-05-05
Method and apparatus for derived layers visualization and debugging Grant 8,839,183 - Juneja , et al. September 16, 2	2014-09-16
Accelerated characterization of circuits for within-die process variations Grant 8,813,006 - Parameswaran , et al. August 19, 2	2014-08-19
Method And Apparatus For Derived Layers Visualization And Debugging App 20140215422 - JUNEJA; Pardeep ; et al.	2014-07-31
Generation, display, and manipulation of measurements in computer graphical designs Grant 8,711,177 - Majumder , et al. April 29, 2	2014-04-29
Methods, systems, and computer program product for implementing electronic designs with connectivity and constraint awareness Grant 8,694,943 - Yu , et al. April 8, 2	2014-04-08
Netlist partitioning for characterizing effect of within-die variations Grant 8,612,199 - Shrivastava , et al. December 17, 2	2013-12-17
Method and apparatus for design rule violation reporting and visualization Grant 8,555,237 - Juneja , et al. October 8, 2	2013-10-08
Method and system for performing improved timing window analysis Grant 8,086,983 - Shrivastava , et al. December 27, 2	2011-12-27
Method And System For Performing Improved Timing Window Analysis App 20100083202 - Shrivastava; Sachin ; et al.	2010-04-01
Netlist Partitioning for Characterizing Effect of Within-Die Variations App 20090164194 - Shrivastava; Sachin ; et al.	2009-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.