loadpatents
name:-0.030733823776245
name:-0.028107881546021
name:-0.00058197975158691
Papaefthymiou; Marios C. Patent Filings

Papaefthymiou; Marios C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Papaefthymiou; Marios C..The latest application filed is for "resonant clock distribution network architecture for tracking parameter variations in conventional clock distribution networks".

Company Profile
0.28.23
  • Papaefthymiou; Marios C. - Ann Arbor MI
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Resonant clock distribution network architecture for tracking parameter variations in conventional clock distribution networks
Grant 9,041,451 - Papaefthymiou , et al. May 26, 2
2015-05-26
Resonant clock distribution network architecture with programmable drivers
Grant 8,659,338 - Papaefthymiou , et al. February 25, 2
2014-02-25
Resonant Clock Distribution Network Architecture for Tracking Parameter Variations in Conventional Clock Distribution Networks
App 20140015585 - Papaefthymiou; Marios C. ;   et al.
2014-01-16
Architecture for Single-Stepping in Resonant Clock Distribution Networks
App 20140002175 - Papaefthymiou; Marios C. ;   et al.
2014-01-02
Architecture for Adjusting Natural Frequency in Resonant Clock Distribution Networks
App 20130328608 - Papaefthymiou; Marios C. ;   et al.
2013-12-12
Architecture for controlling clock characteristics
Grant 8,593,183 - Papaefthymiou , et al. November 26, 2
2013-11-26
Architecture for operating resonant clock network in conventional mode
Grant 8,502,569 - Papaefthymiou , et al. August 6, 2
2013-08-06
Method for Selecting Natural Frequency in Resonant Clock Distribution Networks with no Inductor Overhead
App 20130194018 - Papaefthymiou; Marios C. ;   et al.
2013-08-01
Resonant clock and interconnect architecture for digital devices with multiple clock networks
Grant 8,461,873 - Ishii , et al. June 11, 2
2013-06-11
Architecture for frequency-scaled operation in resonant clock distribution networks
Grant 8,400,192 - Papaefthymiou , et al. March 19, 2
2013-03-19
Architecture for adjusting natural frequency in resonant clock distribution networks
Grant 8,368,450 - Papaefthymiou , et al. February 5, 2
2013-02-05
Architecture for single-stepping in resonant clock distribution networks
Grant 8,362,811 - Papaefthymiou , et al. January 29, 2
2013-01-29
Resonant clock distribution network architecture for tracking parameter variations in conventional clock distribution networks
Grant 8,358,163 - Papaefthymiou , et al. January 22, 2
2013-01-22
Method for selecting natural frequency in resonant clock distribution networks with no inductor overhead
Grant 8,339,209 - Papaefthymiou , et al. December 25, 2
2012-12-25
Clock distribution network architecture with clock skew management
Grant 8,289,063 - Chueh , et al. October 16, 2
2012-10-16
Clock Distribution Network Architecture with Clock Skew Management
App 20110215854 - Chueh; Juang-Ying ;   et al.
2011-09-08
Resonant Clock And Interconnect Architecture For Digital Devices With Multiple Clock Networks
App 20110210761 - Ishii; Alexander T. ;   et al.
2011-09-01
Resonant clock and interconnect architecture for digital devices with multiple clock networks
Grant 7,973,565 - Ishii , et al. July 5, 2
2011-07-05
Resonant Clock Distribution Network Architecture With Programmable Drivers
App 20110140753 - Papaefthymiou; Marios C. ;   et al.
2011-06-16
Clock distribution network architecture with clock skew management
Grant 7,956,664 - Chueh , et al. June 7, 2
2011-06-07
Architecture For Frequency-scaled Operation In Resonant Clock Distribution Networks
App 20110090019 - Papaefthymiou; Marios C. ;   et al.
2011-04-21
Architecture For Adjusting Natural Frequency In Resonant Clock Distribution Networks
App 20110090018 - Papaefthymiou; Marios C. ;   et al.
2011-04-21
Architecture For Operating Resonant Clock Network In Conventional Mode
App 20110084774 - Papaefthymiou; Marios C. ;   et al.
2011-04-14
Resonant Clock Distribution Network Architecture For Tracking Parameter Variations In Conventional Clock Distribution Networks
App 20110084775 - Papaefthymiou; Marios C. ;   et al.
2011-04-14
Architecture For Single-stepping In Resonant Clock Distribution Networks
App 20110084773 - Papaefthymiou; Marios C. ;   et al.
2011-04-14
Architecture For Controlling Clock Characteristics
App 20110084736 - Papaefthymiou; Marios C. ;   et al.
2011-04-14
Method For Selecting Natural Frequency In Resonant Clock Distribution Networks With No Inductor Overhead
App 20110084772 - Papaefthymiou; Marios C. ;   et al.
2011-04-14
Clock distribution network architecture with resonant clock gating
Grant 7,719,317 - Chueh , et al. May 18, 2
2010-05-18
Clock distribution network architecture for resonant-clocked systems
Grant 7,719,316 - Chueh , et al. May 18, 2
2010-05-18
Ramped clock digital storage control
Grant 7,622,977 - Papaefthymiou , et al. November 24, 2
2009-11-24
Resonant Clock And Interconnect Architecture For Digital Devices With Multiple Clock Networks
App 20090027085 - Ishii; Alexander T. ;   et al.
2009-01-29
Clock Distribution Network Architecture with Resonant Clock Gating
App 20080303576 - Chueh; Juang-Ying ;   et al.
2008-12-11
Clock Distribution Network Architecture for Resonant-Clocked Systems
App 20080303552 - Chueh; Juang-Ying ;   et al.
2008-12-11
Clock Distribution Network Architecture with Clock Skew Management
App 20080150605 - Chueh; Juang-Ying ;   et al.
2008-06-26
Energy recovery boost logic
Grant 7,355,454 - Papaefthymiou , et al. April 8, 2
2008-04-08
Ramped Clock Digital Storage Control
App 20070096957 - Papaefthymiou; Marios C. ;   et al.
2007-05-03
Energy recovery boost logic
App 20060082387 - Papaefthymiou; Marios C. ;   et al.
2006-04-20
Low-power driver with energy recovery
Grant 6,879,190 - Kim , et al. April 12, 2
2005-04-12
Low-power CMOS flip-flop
Grant 6,777,992 - Ziesler , et al. August 17, 2
2004-08-17
Method and apparatus for generating a clock signal having a driven oscillator circuit formed with energy storage characteristics of a memory storage device
Grant 6,742,132 - Ziesler , et al. May 25, 2
2004-05-25
Low-power driver with energy recovery
App 20030201803 - Kim, Joohee ;   et al.
2003-10-30
Low-power CMOS flip-flop
App 20030189451 - Ziesler, Conrad H. ;   et al.
2003-10-09
Clock signal generating circuit
App 20030191977 - Ziesler, Conrad Havluj ;   et al.
2003-10-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed