loadpatents
name:-0.012290954589844
name:-0.010740995407104
name:-0.00048613548278809
Papa; David A. Patent Filings

Papa; David A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Papa; David A..The latest application filed is for "automatically routing super-compute interconnects".

Company Profile
0.13.12
  • Papa; David A. - Austin TX US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Automatically routing super-compute interconnects
Grant 8,856,495 - El-Essawy , et al. October 7, 2
2014-10-07
Minimizing the maximum required link capacity for three-dimensional interconnect routing
Grant 8,725,483 - Ei-Essawy , et al. May 13, 2
2014-05-13
Clock optimization with local clock buffer control optimization
Grant 8,667,441 - Alpert , et al. March 4, 2
2014-03-04
Decoupling capacitor insertion using hypergraph connectivity analysis
Grant 8,479,136 - Hopkins , et al. July 2, 2
2013-07-02
Accuracy pin-slew mode for gate delay calculation
Grant 8,418,108 - Alpert , et al. April 9, 2
2013-04-09
Automatically Routing Super-Compute Interconnects
App 20130031334 - El-Essawy; Wael R. ;   et al.
2013-01-31
Automatically Routing Super-Compute Interconnects
App 20130031270 - El-Essawy; Wael R. ;   et al.
2013-01-31
Accuracy Pin-slew Mode For Gate Delay Calculation
App 20120324409 - Alpert; Charles J. ;   et al.
2012-12-20
Decoupling Capacitor Insertion Using Hypergraph Connectivity Analysis
App 20120284676 - Hopkins; Jeremy T. ;   et al.
2012-11-08
Minimizing the Maximum Required Link Capacity for Three-Dimensional Interconnect Routing
App 20120185216 - El-Essawy; Wael R. ;   et al.
2012-07-19
Clock Optimization with Local Clock Buffer Control Optimization
App 20120124539 - Alpert; Charles J. ;   et al.
2012-05-17
Optimal timing-driven cloning under linear delay model
Grant 8,015,532 - Alpert , et al. September 6, 2
2011-09-06
Method for incremental, timing-driven, physical-synthesis optimization under a linear delay model
Grant 7,761,832 - Alpert , et al. July 20, 2
2010-07-20
Incremental timing-driven, physical-synthesis using discrete optimization
Grant 7,707,530 - Alpert , et al. April 27, 2
2010-04-27
Method For Incremental, Timing-driven, Physical-synthesis Optimization Under A Linear Delay Model
App 20090132970 - ALPERT; CHARLES J. ;   et al.
2009-05-21
Method for Incremental, Timing-Driven, Physical-Synthesis Using Discrete Optimization
App 20090132981 - ALPERT; CHARLES J. ;   et al.
2009-05-21
Methods for Optimal Timing-Driven Cloning Under Linear Delay Model
App 20090125859 - Alpert; Charles J. ;   et al.
2009-05-14
Method For Incremental, Timing-driven, Physical-synthesis Optimization
App 20090089721 - Alpert; Charles J. ;   et al.
2009-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed