Paone; Phil
Patent Applications and Registrations
Patent applications and USPTO patent grants for Paone; Phil.The latest application filed is for "negative operand compatible charge-scaling subtractor circuit".
- Paone; Phil - Rochester MN
| Patent | Date |
|---|---|
| Negative voltage generation for computer memory Grant 10,832,756 - Fredeman , et al. November 10, 2 | 2020-11-10 |
| Negative operand compatible charge-scaling subtractor circuit Grant 10,732,931 - Paone , et al. | 2020-08-04 |
| Charge-scaling multiplier circuit with dual scaled capacitor sets Grant 10,671,348 - Paulsen , et al. | 2020-06-02 |
| Negative Operand Compatible Charge-scaling Subtractor Circuit App 20200167126 - Paone; Phil ; et al. | 2020-05-28 |
| Charge-scaling multiplier circuit with digital-to-analog converter Grant 10,658,993 - Paulsen , et al. | 2020-05-19 |
| Charge-scaling Multiplier Circuit With Digital-to-analog Converter App 20200127626 - Paulsen; David ; et al. | 2020-04-23 |
| Charge-scaling Multiplier Circuit With Dual Scaled Capacitor Sets App 20200125328 - Paulsen; David ; et al. | 2020-04-23 |
| Charge-scaling multiplier circuit Grant 10,592,209 - Paulsen , et al. | 2020-03-17 |
| Charge-scaling adder circuit Grant 10,587,282 - Paulsen , et al. | 2020-03-10 |
| Charge-scaling subtractor circuit Grant 10,566,987 - Paulsen , et al. Feb | 2020-02-18 |
| Charge-scaling Subtractor Circuit App 20190393886 - Paulsen; David ; et al. | 2019-12-26 |
| Charge-scaling Adder Circuit App 20190393885 - Paulsen; David ; et al. | 2019-12-26 |
| Charge-scaling subtractor circuit Grant 10,367,520 - Paulsen , et al. July 30, 2 | 2019-07-30 |
| Charge-scaling adder circuit Grant 10,348,320 - Paulsen , et al. July 9, 2 | 2019-07-09 |
| Electrically programmable fuse sense circuit Grant 7,528,646 - Aipperspach , et al. May 5, 2 | 2009-05-05 |
| Electrically Programmable Fuse Sense Circuit App 20080106323 - Aipperspach; Anthony Gus ; et al. | 2008-05-08 |
| Efuse Sense Circuit App 20070133333 - Hovis; William Paul ; et al. | 2007-06-14 |
| eFuse sense circuit Grant 7,224,633 - Hovis , et al. May 29, 2 | 2007-05-29 |
| ROM load balancing for bit lines Grant 7,218,543 - Christensen , et al. May 15, 2 | 2007-05-15 |
| ROM load balancing for bit lines App 20070064463 - Christensen; Todd Alan ; et al. | 2007-03-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 