loadpatents
name:-0.0051121711730957
name:-0.0084569454193115
name:-0.0018031597137451
Panner; Jeannie H. Patent Filings

Panner; Jeannie H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Panner; Jeannie H..The latest application filed is for "automation of fuse compression for an asic design system".

Company Profile
0.7.5
  • Panner; Jeannie H. - Underhill VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Automation of fuse compression for an ASIC design system
Grant 8,024,626 - Adams , et al. September 20, 2
2011-09-20
Automation Of Fuse Compression For An Asic Design System
App 20070047343 - Adams; Janice M. ;   et al.
2007-03-01
Automation of fuse compression for an ASIC design system
Grant 7,174,486 - Adams , et al. February 6, 2
2007-02-06
Macro design techniques to accommodate chip level wiring and circuit placement across the macro
Grant 7,096,436 - Bednar , et al. August 22, 2
2006-08-22
Automated audit methodology for design
Grant 6,931,573 - Adams , et al. August 16, 2
2005-08-16
Macro design techniques to accommodate chip level wiring and circuit placement across the macro
Grant 6,883,155 - Bednar , et al. April 19, 2
2005-04-19
Macro design techniques to accommodate chip level wiring and circuit placement across the macro
App 20050039153 - Bednar, Thomas R. ;   et al.
2005-02-17
Automation of fuse compression for an asic design system
App 20040153900 - Adams, Janice M. ;   et al.
2004-08-05
Method of automated design and checking for ESD robustness
Grant 6,725,439 - Homsinger , et al. April 20, 2
2004-04-20
Macro design techniques to accommodate chip level wiring and circuit placement across the macro
App 20030204829 - Bednar, Thomas R. ;   et al.
2003-10-30
Macro design techniques to accommodate chip level wiring and circuit placement across the macro
Grant 6,543,040 - Bednar , et al. April 1, 2
2003-04-01
Automated audit methodology for design
App 20030037315 - Adams, Janice M. ;   et al.
2003-02-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed