loadpatents
name:-0.053953170776367
name:-0.011215925216675
name:-0.00067400932312012
Panikkar; Adarsh Patent Filings

Panikkar; Adarsh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Panikkar; Adarsh.The latest application filed is for "training pattern for a biased clock recovery tracking loop".

Company Profile
0.9.11
  • Panikkar; Adarsh - Tacoma WA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Training pattern for a biased clock recovery tracking loop
Grant 8,098,783 - Panikkar , et al. January 17, 2
2012-01-17
Non-integer word size translation through rotation of different buffer alignment channels
Grant 7,672,335 - Panikkar , et al. March 2, 2
2010-03-02
Dual clock domain deskew circuit
Grant 7,656,983 - Klowden , et al. February 2, 2
2010-02-02
Training pattern based de-skew mechanism and frame alignment
Grant 7,500,131 - Panikkar , et al. March 3, 2
2009-03-03
Various methods and apparatuses for lane to lane deskewing
Grant 7,466,723 - Vakil , et al. December 16, 2
2008-12-16
Training Pattern For A Biased Clock Recovery Tracking Loop
App 20080260082 - Panikkar; Adarsh ;   et al.
2008-10-23
Selective tracking of serial communication link data
App 20080130815 - Kumar; S. Reji ;   et al.
2008-06-05
Training pattern for a biased clock recovery tracking loop
Grant 7,369,634 - Panikkar , et al. May 6, 2
2008-05-06
Dual clock domain deskew circuit
App 20080080654 - Klowden; Daniel S. ;   et al.
2008-04-03
Delaying lanes in order to align all lanes crossing between two clock domains
Grant 7,346,795 - Klowden , et al. March 18, 2
2008-03-18
Keep-out asynchronous clock alignment scheme
App 20060146967 - Panikkar; Adarsh ;   et al.
2006-07-06
Keep-out clock alignment cycle coherency protection
App 20060149987 - Klowden; Daniel S. ;   et al.
2006-07-06
Interpolator testing system
Grant 7,043,392 - Vakil , et al. May 9, 2
2006-05-09
Training pattern based de-skew mechanism and frame alignment
App 20060053328 - Panikkar; Adarsh ;   et al.
2006-03-09
Training pattern for a biased clock recovery tracking loop
App 20060050822 - Panikkar; Adarsh ;   et al.
2006-03-09
Interpolator linearity testing system
Grant 7,009,431 - Panikkar , et al. March 7, 2
2006-03-07
Interpolator linearity testing system
App 20050285652 - Panikkar, Adarsh ;   et al.
2005-12-29
Various methods and apparatuses for lane to lane deskewing
App 20050286565 - Vakil, Kersi H. ;   et al.
2005-12-29
Interpolator testing system
App 20050280452 - Vakil, Kersi H. ;   et al.
2005-12-22
Non-integer word size translation through rotation of different buffer alignment channels
App 20050129070 - Panikkar, Adarsh ;   et al.
2005-06-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed