loadpatents
Patent applications and USPTO patent grants for Pan; Guangran.The latest application filed is for "transistor fabricating method and transistor".
Patent | Date |
---|---|
High-voltage LDMOS integrated device Grant 9,236,469 - Pan , et al. January 12, 2 | 2016-01-12 |
Transistor Fabricating Method And Transistor App 20150130025 - PAN; Guangran ;   et al. | 2015-05-14 |
Method for manufacturing insulated gate bipolar transistor IGBT Grant 9,018,049 - Pan April 28, 2 | 2015-04-28 |
Method for Manufacturing Insulated Gate Bipolar Transistor IGBT App 20150031174 - Pan; Guangran | 2015-01-29 |
Integrated Device And Method For Fabricating The Integrated Device App 20140167158 - PAN; Guangran ;   et al. | 2014-06-19 |
High-voltage Ldmos Integrated Device App 20140145262 - Pan; Guangran ;   et al. | 2014-05-29 |
Method for manufacturing double-layer polysilicon gate Grant 8,722,483 - Pan May 13, 2 | 2014-05-13 |
Method For Manufacturing Double-layer Polysilicon Gate App 20130183821 - PAN; Guangran | 2013-07-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.