loadpatents
name:-0.0054497718811035
name:-0.0041129589080811
name:-0.00054597854614258
Pal; Subhasis Patent Filings

Pal; Subhasis

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pal; Subhasis.The latest application filed is for "method of and system for physically distributed, logically shared, and data slice-synchronized shared memory switching".

Company Profile
0.4.3
  • Pal; Subhasis - Hopkinton MA
  • Pal; Subhasis - Winchester MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of and system for physically distributed, logically shared, and data slice-synchronized shared memory switching
App 20070121499 - Pal; Subhasis ;   et al.
2007-05-31
Method of scalable non-blocking shared memory output-buffered switching of variable length data packets from pluralities of ports at full line rate, and apparatus therefor
Grant 6,999,464 - Wang , et al. February 14, 2
2006-02-14
Method of addressing sequential data packets from a plurality of input data line cards for shared memory storage and the like, and novel address generator therefor
Grant 6,684,317 - Wang , et al. January 27, 2
2004-01-27
Method of addressing sequential data packets from a plurality of input data line cards for shared memory storage and the like, and novel address generator therefor
App 20030120894 - Wang, Xiaolin ;   et al.
2003-06-26
Method of scalable non-blocking shared memory output-buffered switching of variable length data packets from pluralities of ports at full line rate, and apparatus therefor
App 20030043828 - Wang, Xiaolin ;   et al.
2003-03-06
System for interposing a multi-port internally cached DRAM in a control path for temporarily storing multicast start of packet data until such can be passed
Grant 6,272,567 - Pal , et al. August 7, 2
2001-08-07
Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access
Grant 6,138,219 - Soman , et al. October 24, 2
2000-10-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed