Pai; Chi-Horn
Patent Applications and Registrations
Patent applications and USPTO patent grants for Pai; Chi-Horn.The latest application filed is for "semiconductor memory cell and the forming method thereof".
- Pai; Chi-Horn - Tainan City TW
- Pai; Chi-Horn - Tainan TW
- Pai; Chi-Horn - Tainan County TW
- Pai; Chi-Horn - Taipei TW
- Pai; Chi-Horn - Taipei City TW
| Patent | Date |
|---|---|
| Semiconductor memory cell and the forming method thereof App 20220302118 - Lee; Kuo-Hsing ; et al. | 2022-09-22 |
| Semiconductor memory cell and the forming method thereof Grant 11,450,670 - Lee , et al. September 20, 2 | 2022-09-20 |
| Resistor and fabrication method thereof Grant 9,147,678 - Kang , et al. September 29, 2 | 2015-09-29 |
| Resistor and manufacturing method thereof Grant 8,981,527 - Yang , et al. March 17, 2 | 2015-03-17 |
| Test key structure and method for measuring step height by such test key structure Grant 8,890,551 - Kang , et al. November 18, 2 | 2014-11-18 |
| Method for fabricating semiconductor device and PMOS device fabricated by the method Grant 8,841,181 - Chou , et al. September 23, 2 | 2014-09-23 |
| Semiconductor process Grant 8,709,930 - Tsai , et al. April 29, 2 | 2014-04-29 |
| Semiconductor Integrated Structure App 20130277754 - Liang; Chia-Wen ; et al. | 2013-10-24 |
| Method For Fabricating Semiconductor Device And Pmos Device Fabricated By The Method App 20130234216 - Chou; Ying-Hung ; et al. | 2013-09-12 |
| Resistor And Fabrication Method Thereof App 20130168816 - Kang; Chih-Kai ; et al. | 2013-07-04 |
| Resistor and manufacturing method thereof Grant 8,477,006 - Yang , et al. July 2, 2 | 2013-07-02 |
| Semiconductor Process App 20130137256 - Tsai; Zen-Jay ; et al. | 2013-05-30 |
| Test Key Structure And Method For Measuring Step Height By Such Test Key Structure App 20130106448 - Kang; Chih-Kai ; et al. | 2013-05-02 |
| Resistor And Manufacturing Method Thereof App 20130049924 - Yang; Jie-Ning ; et al. | 2013-02-28 |
| Resistor And Manufacturing Method Thereof App 20130049168 - Yang; Jie-Ning ; et al. | 2013-02-28 |
| Method of manufacturing complementary metal oxide semiconductor device Grant 8,278,166 - Chen , et al. October 2, 2 | 2012-10-02 |
| Method for fabricating a semiconductor device Grant 8,207,043 - Lin , et al. June 26, 2 | 2012-06-26 |
| Method Of Manufacturing Complementary Metal Oxide Semiconductor Device App 20120012938 - Chen; Chun-Chia ; et al. | 2012-01-19 |
| Semiconductor-device isolation structure Grant 8,026,571 - Lu , et al. September 27, 2 | 2011-09-27 |
| Method For Fabricating A Semiconductor Device App 20110076823 - Lin; Huang-Yi ; et al. | 2011-03-31 |
| Semiconductor-device Isolation Structure And Manufacturing Method Thereby App 20090294927 - Lu; Shui-Yen ; et al. | 2009-12-03 |
| Pull-down transistor App 20020109174 - Pai, Chi-Horn ; et al. | 2002-08-15 |
| Method of fabricating a storage node App 20020072172 - Pai, Chi-Horn ; et al. | 2002-06-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 