loadpatents
Patent applications and USPTO patent grants for Padgaonkar; Ajay.The latest application filed is for "power supply architecture system designer".
Patent | Date |
---|---|
Power supply architecture system designer Grant 8,712,741 - Perry , et al. April 29, 2 | 2014-04-29 |
Power Supply Architecture System Designer App 20110320175 - Perry; Jeffrey Robert ;   et al. | 2011-12-29 |
System having registers for receiving data, registers for transmitting data, both at a different clock rate, and control circuitry for shifting the different clock rates Grant 5,734,927 - Boutaud , et al. March 31, 1 | 1998-03-31 |
Microcontroller with fuse-emulating latches Grant 5,455,937 - Berman , et al. October 3, 1 | 1995-10-03 |
System and method for protecting contents of microcontroller memory by providing scrambled data in response to an unauthorized read access without alteration of the memory contents Grant 5,446,864 - Burghardt , et al. August 29, 1 | 1995-08-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.