loadpatents
Patent applications and USPTO patent grants for Padaparambil; Muralikumar A..The latest application filed is for "serializer architecture for serial communications".
Patent | Date |
---|---|
Dual threshold demodulation in an amplitude modulation radio receiver Grant 8,000,671 - Meltzer , et al. August 16, 2 | 2011-08-16 |
Serializer architecture for serial communications Grant 7,864,084 - Padaparambil January 4, 2 | 2011-01-04 |
Dual demodulation mode AM radio Grant 7,804,911 - Meltzer , et al. September 28, 2 | 2010-09-28 |
Serializer Architecture for Serial Communications App 20090259781 - Padaparambil; Muralikumar A. | 2009-10-15 |
Dual Threshold Demodulation in an Amplitude Modulation Radio Receiver App 20090247100 - Meltzer; David ;   et al. | 2009-10-01 |
Dual Demodulation Mode AM Radio App 20080267313 - Meltzer; David ;   et al. | 2008-10-30 |
Circuits and methods for high speed and low power data serialization Grant 7,392,334 - Padaparambil June 24, 2 | 2008-06-24 |
Circuits and methods for high speed and low power data serialization App 20070168589 - Padaparambil; Muralikumar A. | 2007-07-19 |
CMOS master/slave flip-flop with integrated multiplexor Grant 7,187,222 - Meltzer , et al. March 6, 2 | 2007-03-06 |
Differential dual-edge triggered multiplexer flip-flop and method App 20070013424 - Padaparambil; Muralikumar A. | 2007-01-18 |
Dual-edge triggered multiplexer flip-flop and method Grant 7,161,846 - Padaparambil January 9, 2 | 2007-01-09 |
Low-power serializer with half-rate clocking and method Grant 7,079,055 - Padaparambil July 18, 2 | 2006-07-18 |
CMOS master/slave flip-flop with integrated multiplexor App 20060132209 - Meltzer; David ;   et al. | 2006-06-22 |
Low-power Serializer With Half-rate Clocking And Method App 20060103557 - Padaparambil; Muralikumar A. | 2006-05-18 |
Dual-edge triggered multiplexer flip-flop and method App 20060104124 - Padaparambil; Muralikumar A. | 2006-05-18 |
Multi-function differential logic gate Grant 7,042,251 - Meltzer , et al. May 9, 2 | 2006-05-09 |
Differential current mode phase/frequency detector circuit Grant 7,038,497 - Meltzer , et al. May 2, 2 | 2006-05-02 |
Differential master/slave CML latch Grant 7,034,594 - Meltzer , et al. April 25, 2 | 2006-04-25 |
Differential current mode phase/frequency detector circuit App 20050242843 - Meltzer, David ;   et al. | 2005-11-03 |
Multi-function differential logic gate App 20050242842 - Meltzer, David ;   et al. | 2005-11-03 |
Differential master/slave CML latch App 20050242859 - Meltzer, David ;   et al. | 2005-11-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.