loadpatents
name:-0.011495113372803
name:-0.0065369606018066
name:-0.00078105926513672
Pacheco Rotondaro; Antonio Luis Patent Filings

Pacheco Rotondaro; Antonio Luis

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pacheco Rotondaro; Antonio Luis.The latest application filed is for "semiconductor device with gate-undercutting recessed region".

Company Profile
0.6.7
  • Pacheco Rotondaro; Antonio Luis - Dallas TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor device with gate-undercutting recessed region
Grant 8,329,589 - Pacheco Rotondaro , et al. December 11, 2
2012-12-11
Semiconductor device with gate-undercutting recessed region
Grant 8,288,805 - Pacheco Rotondaro , et al. October 16, 2
2012-10-16
Semiconductor Device With Gate-undercutting Recessed Region
App 20110316089 - PACHECO ROTONDARO; Antonio Luis ;   et al.
2011-12-29
Semiconductor device with gate-undercutting recessed region
Grant 8,049,254 - Pacheco Rotondaro , et al. November 1, 2
2011-11-01
Semiconductor Device With Gate-undercutting Recessed Region
App 20090174005 - Pacheco Rotondaro; Antonio Luis ;   et al.
2009-07-09
Work function control of metals
Grant 7,291,527 - Chambers , et al. November 6, 2
2007-11-06
Method to Reduce Transistor Gate to Source/Drain Overlap Capacitance by Incorporation of Carbon
App 20070166906 - Mansoori; Majid Movahed ;   et al.
2007-07-19
Methods for reduced circuit area and improved gate length control
App 20060113604 - Tigelaar; Howard Lee ;   et al.
2006-06-01
Systems and methods for low leakage strained-channel transistor
Grant 7,026,232 - Koontz , et al. April 11, 2
2006-04-11
Method to selectively strain NMOS devices using a cap poly layer
App 20060073650 - Sridhar; Seetharaman ;   et al.
2006-04-06
High-K gate dielectric defect gettering using dopants
Grant 7,015,088 - Colombo , et al. March 21, 2
2006-03-21
Methods for forming interfacial layer for deposition of high-k dielectrics
App 20040126944 - Pacheco Rotondaro, Antonio Luis ;   et al.
2004-07-01
Noval chemistry and method for the selective removal of high-k dielectrics
App 20030109106 - Pacheco Rotondaro, Antonio Luis ;   et al.
2003-06-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed