loadpatents
name:-0.021895885467529
name:-0.0070319175720215
name:-0.00064396858215332
OU; Chiung-Ting Patent Filings

OU; Chiung-Ting

Patent Applications and Registrations

Patent applications and USPTO patent grants for OU; Chiung-Ting.The latest application filed is for "one-time programmable memory device including anti-fuse element and manufacturing method thereof".

Company Profile
0.6.10
  • OU; Chiung-Ting - Tainan City TW
  • Ou; Chiung-Ting - Hsin-Chu N/A TW
  • Ou; Chiung-Ting - Hsinchu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
One-time Programmable Memory Device Including Anti-fuse Element And Manufacturing Method Thereof
App 20210366918 - OU; Chiung-Ting ;   et al.
2021-11-25
Memory Device And Manufacturing Method Thereof
App 20210249421 - OU; Chiung-Ting ;   et al.
2021-08-12
Series FinFET implementation schemes
Grant 8,659,072 - Ou , et al. February 25, 2
2014-02-25
Series FinFET Implementation Schemes
App 20120074495 - Ou; Chiung-Ting ;   et al.
2012-03-29
Apparatus and methods for digital adaptive equalizer in serial receiver
Grant 8,111,792 - Ou February 7, 2
2012-02-07
Envelope detector for high speed applications
Grant 8,026,743 - Ou September 27, 2
2011-09-27
Envelope Detector for High Speed Applications
App 20110084762 - Ou; Chiung-Ting
2011-04-14
Envelope detector for high speed applications
Grant 7,863,940 - Ou January 4, 2
2011-01-04
Apparatus and Methods for Digital Adaptive Equalizer in Serial Receiver
App 20100246657 - Ou; Chiung-Ting
2010-09-30
Envelope Detector for High Speed Applications
App 20100039141 - Ou; Chiung-Ting
2010-02-18
Self-biased high-speed receiver
Grant 7,349,681 - Ou March 25, 2
2008-03-25
Self-biased high-speed receiver
App 20060014514 - Ou; Chiung-Ting
2006-01-19
Inductor with an enclosed magnetic flux pattern and method of manufacturing the same
App 20030122648 - Ou, Chiung-Ting ;   et al.
2003-07-03
Inductor formed on a silicon substrate and method of manufacturing the same
App 20030122647 - Ou, Chiung-Ting
2003-07-03
Patterned ground shield for mirror current elimination
App 20020093414 - Wong, Shyh-chyi ;   et al.
2002-07-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed