Osborne; Randy B.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Osborne; Randy B..The latest application filed is for "direct bonding in microelectronic assemblies".
Company Profile
2.57.53
- Osborne; Randy B. - Beaverton OR
- Osborne; Randy B - Beaverton OR
- Osborne; Randy B. - Newton MA
- Osborne; Randy B. - Cambridge MA
Patent Activity
| Patent | Date |
|---|---|
| Direct Bonding In Microelectronic Assemblies App 20220093517 - Aleksov; Aleksandar ; et al. | 2022-03-24 |
| Automatic hardware ZLW insertion for IPU image streams Grant 10,580,107 - Cocco , et al. | 2020-03-03 |
| Hybrid Memory Architectures App 20190172538 - Chinnaswamy; Kumar K. ; et al. | 2019-06-06 |
| Hybrid memory architectures Grant 10,134,471 - Chinnaswamy , et al. November 20, 2 | 2018-11-20 |
| Multiple rank high bandwidth memory Grant 10,079,052 - Mozak , et al. September 18, 2 | 2018-09-18 |
| Automatic Hardware Zlw Insertion For Ipu Image Streams App 20180239605 - Cocco; Mauro ; et al. | 2018-08-23 |
| Multiple Rank High Bandwidth Memory App 20180226118 - Mozak; Christopher P. ; et al. | 2018-08-09 |
| Automatic hardware ZLW insertion for IPU image streams Grant 9,983,877 - Cocco , et al. May 29, 2 | 2018-05-29 |
| Multiple rank high bandwidth memory Grant 9,934,842 - Mozak , et al. April 3, 2 | 2018-04-03 |
| Automatic Hardware Zlw Insertion For Ipu Image Streams App 20180088952 - Cocco; Mauro ; et al. | 2018-03-29 |
| Multiple Rank High Bandwidth Memory App 20170140809 - Mozak; Christopher P. ; et al. | 2017-05-18 |
| Interconnection of multiple chips in a package Grant 9,535,865 - Thomas , et al. January 3, 2 | 2017-01-03 |
| Mechanisms for clock gating Grant 9,143,120 - Osborne , et al. September 22, 2 | 2015-09-22 |
| Method and apparatus for selective DRAM precharge Grant 9,087,603 - Osborne July 21, 2 | 2015-07-21 |
| Hybrid Memory Architectures App 20150143034 - Chinnaswamy; Kumar K. ; et al. | 2015-05-21 |
| Scalable schedulers for memory controllers Grant 8,977,811 - Abraham , et al. March 10, 2 | 2015-03-10 |
| Hybrid memory architectures Grant 8,914,568 - Chinnaswamy , et al. December 16, 2 | 2014-12-16 |
| On-package input/output clustered interface having full and half-duplex modes Grant 8,902,956 - Thomas , et al. December 2, 2 | 2014-12-02 |
| Interconnection Of Multiple Chips In A Package Utilizing On-package Input/output Interfaces App 20140201405 - Thomas; Thomas P. ; et al. | 2014-07-17 |
| Mechanisms For Clock Gating App 20140009195 - Osborne; Randy B. ; et al. | 2014-01-09 |
| On-package Input/output Clustered Interface Having Full And Half-duplex Modes App 20130322556 - Thomas; Thomas P. ; et al. | 2013-12-05 |
| Scalable Schedulers For Memory Controllers App 20130275664 - Abraham; Philip ; et al. | 2013-10-17 |
| Memory systems and method for coupling memory chips Grant 8,559,190 - Osborne October 15, 2 | 2013-10-15 |
| Scalable schedulers for memory controllers Grant 8,463,987 - Abraham , et al. June 11, 2 | 2013-06-11 |
| Method And Apparatus For Selective Dram Precharge App 20120294101 - Osborne; Randy B. | 2012-11-22 |
| Dynamic random access memory with shadow writes Grant 8,281,101 - Bains , et al. October 2, 2 | 2012-10-02 |
| Memory Systems With Memory Chips Down And Up App 20120194989 - Osborne; Randy B. | 2012-08-02 |
| Memory micro-tiling Grant 8,010,754 - Akiyama , et al. August 30, 2 | 2011-08-30 |
| Memory systems with memory chips down and up Grant 7,990,737 - Osborne August 2, 2 | 2011-08-02 |
| Hybrid Memory Architectures App 20110153916 - Chinnaswamy; Kumar K. ; et al. | 2011-06-23 |
| Method And Apparatus For Selective Dram Precharge App 20100202229 - Osborne; Randy B. | 2010-08-12 |
| Memory micro-tiling Grant 7,765,366 - Akiyama , et al. July 27, 2 | 2010-07-27 |
| Chips providing single and consolidated commands Grant 7,752,411 - Osborne , et al. July 6, 2 | 2010-07-06 |
| Dynamic Random Access Memory With Shadow Writes App 20100165780 - BAINS; KULJIT S. ; et al. | 2010-07-01 |
| Memory Micro-Tiling App 20100122046 - Akiyama; James ; et al. | 2010-05-13 |
| Scalable Schedulers For Memory Controllers App 20100077140 - Abraham; Philip ; et al. | 2010-03-25 |
| Memory system with both single and consolidated commands Grant 7,673,111 - Chen , et al. March 2, 2 | 2010-03-02 |
| Method and apparatus for selective DRAM precharge Grant 7,519,762 - Osborne April 14, 2 | 2009-04-14 |
| Hierarchical Cache Tag Architecture App 20090006757 - Singhal; Abhishek ; et al. | 2009-01-01 |
| Memory post-write page closing apparatus and method Grant 7,386,658 - Rotithor , et al. June 10, 2 | 2008-06-10 |
| High performance chipset prefetcher for interleaved channels Grant 7,350,030 - Rotithor , et al. March 25, 2 | 2008-03-25 |
| Identical Chips With Different Operations In A System App 20070286010 - Osborne; Randy B. | 2007-12-13 |
| Method and apparatus to counter mismatched burst lengths Grant 7,281,079 - Bains , et al. October 9, 2 | 2007-10-09 |
| Identical chips with different operations in a system Grant 7,269,088 - Osborne September 11, 2 | 2007-09-11 |
| Multiported memory with ports mapped to bank sets App 20070150667 - Bains; Kuljit S. ; et al. | 2007-06-28 |
| Memory systems with memory chips down and up App 20070147016 - Osborne; Randy B. | 2007-06-28 |
| Chips providing single and consolidated commands App 20070150688 - Osborne; Randy B. ; et al. | 2007-06-28 |
| Memory system with both single and consolidated commands App 20070150687 - Chen; Shelley ; et al. | 2007-06-28 |
| Multiported memory with configurable ports App 20070130374 - Bains; Kuljit S. ; et al. | 2007-06-07 |
| Virtual local memory for a graphics processor App 20070076008 - Osborne; Randy B. | 2007-04-05 |
| Method and apparatus for implicit DRAM precharge Grant 7,167,946 - Osborne January 23, 2 | 2007-01-23 |
| Memory post-write page closing apparatus and method Grant 7,167,947 - Rotithor , et al. January 23, 2 | 2007-01-23 |
| High performance chipset prefetcher for interleaved channels App 20070005934 - Rotithor; Hemant G. ; et al. | 2007-01-04 |
| Method, apparatus and system for posted write buffer for memory with unidirectional full duplex interface App 20070005868 - Osborne; Randy B. | 2007-01-04 |
| Memory micro-tiling App 20060294325 - Akiyama; James ; et al. | 2006-12-28 |
| Identical chips with different operations in a system App 20060262632 - Osborne; Randy B. | 2006-11-23 |
| Method and apparatus for out of order memory scheduling Grant 7,127,574 - Rotithor , et al. October 24, 2 | 2006-10-24 |
| Method to mitigate performance turnaround in a bidirectional interconnect App 20060069812 - Osborne; Randy B. | 2006-03-30 |
| Method and apparatus for hublink read return streaming Grant 7,006,533 - Osborne February 28, 2 | 2006-02-28 |
| High performance memory device-state aware chipset prefetcher Grant 6,983,356 - Rotithor , et al. January 3, 2 | 2006-01-03 |
| Method and system to improve prefetching operations Grant 6,978,351 - Osborne , et al. December 20, 2 | 2005-12-20 |
| Memory post-write page closing apparatus and method App 20050204094 - Rotithor, Hemant G. ; et al. | 2005-09-15 |
| Memory post-write page closing apparatus and method App 20050204093 - Rotithor, Hemant G. ; et al. | 2005-09-15 |
| Method and apparatus for read launch optimizations in memory interconnect Grant 6,941,425 - Osborne September 6, 2 | 2005-09-06 |
| Method and an apparatus for interleaving read data return in a packetized interconnect to memory App 20050172091 - Rotithor, Hemant G. ; et al. | 2005-08-04 |
| Method and apparatus to counter mismatched burst lengths App 20050144375 - Bains, Kuljit S. ; et al. | 2005-06-30 |
| Method and apparatus for out of order memory scheduling App 20050091460 - Rotithor, Hemant G. ; et al. | 2005-04-28 |
| System and method for improved half-duplex bus performance Grant 6,877,052 - Osborne April 5, 2 | 2005-04-05 |
| Method and apparatus for selective DRAM precharge App 20050071536 - Osborne, Randy B. | 2005-03-31 |
| Method and apparatus for implicit DRAM precharge App 20050071541 - Osborne, Randy B. | 2005-03-31 |
| Method and apparatus for single wire signaling of request types in a computer system having a point to point half duplex interconnect Grant 6,842,813 - Osborne , et al. January 11, 2 | 2005-01-11 |
| Prefetching data for peripheral component interconnect devices Grant 6,792,496 - Aboulenein , et al. September 14, 2 | 2004-09-14 |
| Method and apparatus for memory access scheduling to reduce memory access latency Grant 6,785,793 - Aboulenein , et al. August 31, 2 | 2004-08-31 |
| Method and system to improve prefetching operations App 20040128449 - Osborne, Randy B. ; et al. | 2004-07-01 |
| High performance memory device-state aware chipset prefetcher App 20040123043 - Rotithor, Hemant G. ; et al. | 2004-06-24 |
| Dynamic parity inversion for I/O interconnects Grant 6,718,512 - Osborne , et al. April 6, 2 | 2004-04-06 |
| Method and apparatus for hublink read return streaming App 20030156581 - Osborne, Randy B. | 2003-08-21 |
| Dynamic parity inversion for I/O interconnects App 20030126552 - Osborne, Randy B. ; et al. | 2003-07-03 |
| Method and apparatus for sideband read return header in memory interconnect App 20030093632 - Osborne, Randy B. | 2003-05-15 |
| Method and apparatus for read launch optimizations in memory interconnect App 20030093631 - Osborne, Randy B. | 2003-05-15 |
| Method and apparatus for memory access scheduling to reduce memory access latency App 20030061459 - Aboulenein, Nagi ; et al. | 2003-03-27 |
| Prefetching data for peripheral component interconnect devices App 20030028694 - Aboulenein, Nagi ; et al. | 2003-02-06 |
| Super-sampling and gradient estimation in a ray-casting volume rendering system Grant 6,483,507 - Osborne , et al. November 19, 2 | 2002-11-19 |
| Dynamic parity inversion for I/O interconnects App 20020069391 - Osborne, Randy B. ; et al. | 2002-06-06 |
| Super-sampling and gradient estimation in a ray-casting volume rendering system App 20020005850 - Osborne, Randy B. ; et al. | 2002-01-17 |
| Method for rendering sections of a volume data set Grant 6,262,740 - Lauer , et al. July 17, 2 | 2001-07-17 |
| Volume rendering pipelines Grant 6,243,098 - Lauer , et al. June 5, 2 | 2001-06-05 |
| Method for rendering mini blocks of a volume data set Grant 6,219,061 - Lauer , et al. April 17, 2 | 2001-04-17 |
| Network interface having support for message processing and an interface to a message coprocessor Grant 6,078,733 - Osborne June 20, 2 | 2000-06-20 |
| Computer system with a network interface which multiplexes a set of registers among several transmit and receive queues Grant 6,032,179 - Osborne February 29, 2 | 2000-02-29 |
| Real-time PC based volume rendering system Grant 6,008,813 - Lauer , et al. December 28, 1 | 1999-12-28 |
| Network interface having support for allowing remote operations with reply that bypass host computer interaction Grant 5,909,546 - Osborne June 1, 1 | 1999-06-01 |
| Computer network interface and network protocol with direct deposit messaging Grant 5,790,804 - Osborne August 4, 1 | 1998-08-04 |
| Network interface Grant 5,751,951 - Osborne , et al. May 12, 1 | 1998-05-12 |
| Traffic shaping and ABR flow control Grant 5,745,477 - Zheng , et al. April 28, 1 | 1998-04-28 |
| ATM local area network switch with dual queues Grant 5,732,087 - Lauer , et al. March 24, 1 | 1998-03-24 |
| Host computer and network interface using a two-dimensional per-application list of application level free buffers Grant 5,682,553 - Osborne October 28, 1 | 1997-10-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 