loadpatents
name:-0.031853914260864
name:-0.016673803329468
name:-0.0011107921600342
Osanai; Fumiyuki Patent Filings

Osanai; Fumiyuki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Osanai; Fumiyuki.The latest application filed is for "load reduced memory module and memory system including the same".

Company Profile
0.16.20
  • Osanai; Fumiyuki - Tokyo JP
  • Osanai; Fumiyuki - Chuo-ku JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory module including plural memory devices and data register buffer
Grant 9,076,500 - Osanai , et al. July 7, 2
2015-07-07
Load Reduced Memory Module And Memory System Including The Same
App 20130215659 - SAITO; Shunichi ;   et al.
2013-08-22
Memory Module Including Plural Memory Devices And Command Address Register Buffer
App 20130138898 - OSANAI; Fumiyuki ;   et al.
2013-05-30
Memory Module Including Plural Memory Devices And Data Register Buffer
App 20130135916 - OSANAI; Fumiyuki ;   et al.
2013-05-30
Load reduced memory module and memory system including the same
Grant 8,422,263 - Saito , et al. April 16, 2
2013-04-16
Calibration circuit, semiconductor device including the same, and data processing system
Grant 8,395,412 - Osanai , et al. March 12, 2
2013-03-12
Fine pitch grid array type semiconductor device
Grant 8,362,614 - Katagiri , et al. January 29, 2
2013-01-29
Memory Module Having Memory Chip And Register Buffer
App 20120250264 - OSANAI; Fumiyuki ;   et al.
2012-10-04
Calibration circuit, semiconductor device including the same, and data processing system
App 20110248742 - Osanai; Fumiyuki ;   et al.
2011-10-13
Calibration circuit, semiconductor device including the same, and data processing system
Grant 7,994,812 - Osanai , et al. August 9, 2
2011-08-09
Load reduced memory module
App 20100312956 - Hiraishi; Atsushi ;   et al.
2010-12-09
Load reduced memory module
App 20100312925 - Osanai; Fumiyuki ;   et al.
2010-12-09
Load reduced memory module and memory system including the same
App 20100309706 - Saito; Shunichi ;   et al.
2010-12-09
Semiconductor device including semiconductor chip with two pad rows
Grant 7,847,377 - Osanai , et al. December 7, 2
2010-12-07
Stacked-type semiconductor package
Grant 7,714,424 - Katagiri , et al. May 11, 2
2010-05-11
Calibration circuit, semiconductor device including the same, and data processing system
App 20100097096 - Osanai; Fumiyuki ;   et al.
2010-04-22
Semiconductor package with bypass capacitor
Grant 7,667,317 - Osanai , et al. February 23, 2
2010-02-23
Calibration circuit, semiconductor device including the same, and data processing system
Grant 7,656,186 - Osanai , et al. February 2, 2
2010-02-02
Method for manufacturing semiconductor device, semiconductor device and apparatus comprising same
Grant 7,569,428 - Isa , et al. August 4, 2
2009-08-04
Semiconductor device
Grant 7,538,431 - Isa , et al. May 26, 2
2009-05-26
Calibration circuit, semiconductor device including the same, and data processing system
App 20090009213 - Osanai; Fumiyuki ;   et al.
2009-01-08
Semiconductor package
App 20090001548 - Osanai; Fumiyuki ;   et al.
2009-01-01
Semiconductor Device
App 20080224311 - ISA; Satoshi ;   et al.
2008-09-18
Stacked-type semiconductor package
App 20080203584 - Katagiri; Mitsuaki ;   et al.
2008-08-28
Semiconductor device
Grant 7,391,113 - Isa , et al. June 24, 2
2008-06-24
Stacked-type semiconductor package
Grant 7,375,422 - Katagiri , et al. May 20, 2
2008-05-20
Semiconductor package
App 20070273021 - Osanai; Fumiyuki ;   et al.
2007-11-29
Semiconductor Device
App 20070164435 - Koshiishi; Kazutaka ;   et al.
2007-07-19
Semiconductor device including semiconductor chip with two pad rows
App 20070075440 - Osanai; Fumiyuki ;   et al.
2007-04-05
Method for manufacturing semiconductor device, semiconductor device and apparatus comprising same
App 20070069362 - Isa; Satoshi ;   et al.
2007-03-29
Semiconductor device
App 20060249842 - Isa; Satoshi ;   et al.
2006-11-09
Stacked-type semiconductor package
App 20060118937 - Katagiri; Mitsuaki ;   et al.
2006-06-08
Fine pitch grid array type semiconductor device
App 20060081972 - Katagiri; Mitsuaki ;   et al.
2006-04-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed