Orimoto; Takashi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Orimoto; Takashi.The latest application filed is for "three-dimensional memory device having on-pitch drain select gate electrodes and method of making the same".

Company Profile

4.45.40

Orimoto; Takashi - Yokkaichi JP
Orimoto; Takashi - Sunnyvale CA
Orimoto; Takashi - Susono JP
Orimoto; Takashi - Mountain View CA
Orimoto, Takashi - Susono-shi JP
Orimoto; Takashi - Tokyo JP
Orimoto; Takashi - Akiruno JP
Orimoto; Takashi - Akikawa JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Three-dimensional memory device having on-pitch drain select gate electrodes and method of making the same Grant 10,403,639 - Orimoto , et al. Sep	2019-09-03
Three-dimensional memory device having on-pitch drain select gate electrodes and method of making the same Grant 10,297,610 - Kai , et al.	2019-05-21
Three-dimensional Memory Device Having On-pitch Drain Select Gate Electrodes And Method Of Making The Same App 20190027488 - KAI; James ; et al.	2019-01-24
Three-dimensional Memory Device Having On-pitch Drain Select Gate Electrodes And Method Of Making The Same App 20190027489 - ORIMOTO; Takashi ; et al.	2019-01-24
Method of making a three-dimensional memory device using a multi-step hot phosphoric acid wet etch process Grant 10,103,169 - Ge , et al. October 16, 2	2018-10-16
Packaging methods for fabrication of analytical device packages and analytical device packages made thereof Grant 9,754,836 - Saxena , et al. September 5, 2	2017-09-05
Packaging Methods For Fabrication Of Analytical Device Packages And Analytical Device Packages Made Thereof App 20170140990 - Saxena; Ravi ; et al.	2017-05-18
Integrated nanostructure-based non-volatile memory fabrication Grant 8,946,022 - Purayath , et al. February 3, 2	2015-02-03
Memory Device with Charge Trap App 20140061771 - Ding; Meng ; et al.	2014-03-06
Memory cell system with charge trap Grant 8,587,049 - Ding , et al. November 19, 2	2013-11-19
Enhanced endpoint detection in non-volatile memory fabrication processes Grant 8,546,152 - Orimoto , et al. October 1, 2	2013-10-01
Integrated Nanostructure-Based Non-Volatile Memory Fabrication App 20130161719 - Purayath; Vinod Robert ; et al.	2013-06-27
Integrated nanostructure-based non-volatile memory fabrication Grant 8,383,479 - Purayath , et al. February 26, 2	2013-02-26
Method of forming memory with floating gates including self-aligned metal nanodots using a coupling layer Grant 8,263,465 - Purayath , et al. September 11, 2	2012-09-11
Damascene method of making a nonvolatile memory device Grant 8,222,091 - Purayath , et al. July 17, 2	2012-07-17
Method for forming self-aligned dielectric cap above floating gate Grant 8,207,036 - Purayath , et al. June 26, 2	2012-06-26
Method of forming memory with floating gates including self-aligned metal nanodots using a polymer solution Grant 8,193,055 - Purayath , et al. June 5, 2	2012-06-05
Damascene Method Of Making A Nonvolatile Memory Device App 20120077318 - PURAYATH; Vinod Robert ; et al.	2012-03-29
Methods of forming high density semiconductor devices using recursive spacer technique Grant 8,143,156 - Matamis , et al. March 27, 2	2012-03-27
Memory cell system with charge trap Grant 8,143,661 - Fang , et al. March 27, 2	2012-03-27
Self-aligned three-dimensional non-volatile memory fabrication Grant 8,105,867 - Matamis , et al. January 31, 2	2012-01-31
Damascene method of making a nonvolatile memory device Grant 8,097,498 - Purayath , et al. January 17, 2	2012-01-17
Methods of forming NAND flash memory with fixed charge Grant 8,030,160 - Orimoto , et al. October 4, 2	2011-10-04
Damascene Method Of Making A Nonvolatile Memory Device App 20110183475 - PURAYATH; Vinod Robert ; et al.	2011-07-28
Spacer patterns using assist layer for high density semiconductor devices Grant 7,960,266 - Kai , et al. June 14, 2	2011-06-14
Composite charge storage structure formation in non-volatile memory using etch stop technologies Grant 7,939,407 - Purayath , et al. May 10, 2	2011-05-10
Non-volatile memory with sidewall channels and raised source/drain regions Grant 7,915,664 - Chien , et al. March 29, 2	2011-03-29
Non-volatile memory fabrication and isolation for composite charge storage structures Grant 7,888,210 - Purayath , et al. February 15, 2	2011-02-15
Integrated Nanostructure-Based Non-Volatile Memory Fabrication App 20110020992 - Purayath; Vinod Robert ; et al.	2011-01-27
Lithographically space-defined charge storage regions in non-volatile memory Grant 7,807,529 - Purayath , et al. October 5, 2	2010-10-05
Spacer Patterns Using Assist Layer For High Density Semiconductor Devices App 20100240182 - Kai; James ; et al.	2010-09-23
Methods of forming integrated circuit devices using composite spacer structures Grant 7,795,080 - Orimoto , et al. September 14, 2	2010-09-14
Spacer patterns using assist layer for high density semiconductor devices Grant 7,773,403 - Kai , et al. August 10, 2	2010-08-10
Method Of Forming Memory With Floating Gates Including Self-aligned Metal Nanodots Using A Coupling Layer App 20100190319 - Purayath; Vinod Robert ; et al.	2010-07-29
Methods Of Forming Nand Flash Memory With Fixed Charge App 20100178742 - Orimoto; Takashi ; et al.	2010-07-15
Non-volatile memory arrays having dual control gate cell structures and a thick control gate dielectric and methods of forming Grant 7,736,973 - Orimoto , et al. June 15, 2	2010-06-15
Methods of forming NAND flash memory with fixed charge Grant 7,732,275 - Orimoto , et al. June 8, 2	2010-06-08
Method of forming memory with floating gates including self-aligned metal nanodots using a coupling layer Grant 7,723,186 - Purayath , et al. May 25, 2	2010-05-25
Self-Aligned Three-Dimensional Non-Volatile Memory Fabrication App 20100124813 - Matamis; George ; et al.	2010-05-20
Integrated non-volatile memory and peripheral circuitry fabrication Grant 7,704,832 - Kai , et al. April 27, 2	2010-04-27
Method For Forming Self-aligned Dielectric Cap Above Floating Gate App 20100081267 - Purayath; Vinod Robert ; et al.	2010-04-01
Composite Charge Storage Structure Formation In Non-Volatile Memory Using Etch Stop Technologies App 20100055889 - Purayath; Vinod Robert ; et al.	2010-03-04
NAND flash memory with fixed charge Grant 7,619,926 - Orimoto , et al. November 17, 2	2009-11-17
Composite charge storage structure formation in non-volatile memory using etch stop technologies Grant 7,615,447 - Purayath , et al. November 10, 2	2009-11-10
Non-volatile Memory With Sidewall Channels And Raised Source/drain Regions App 20090261398 - Chien; Henry ; et al.	2009-10-22
Methods of fabricating non-volatile memory with integrated select and peripheral circuitry and post-isolation memory cell formation Grant 7,592,223 - Pham , et al. September 22, 2	2009-09-22
Methods of forming spacer patterns using assist layer for high density semiconductor devices Grant 7,592,225 - Kai , et al. September 22, 2	2009-09-22
Methods of fabricating non-volatile memory with integrated peripheral circuitry and pre-isolation memory cell formation Grant 7,582,529 - Matamis , et al. September 1, 2	2009-09-01
Non-Volatile Memory Arrays Having Dual Control Gate Cell Structures And A Thick Control Gate Dielectric And Methods Of Forming App 20090189211 - Orimoto; Takashi ; et al.	2009-07-30
Enhanced Endpoint Detection In Non-Volatile Memory Fabrication Processes App 20090162951 - Orimoto; Takashi ; et al.	2009-06-25
Non-Volatile Memory Fabrication And Isolation For Composite Charge Storage Structures App 20090162977 - Purayath; Vinod Robert ; et al.	2009-06-25
Lithographically Space-Defined Charge Storage Regions In Non-Volatile Memory App 20090163008 - Purayath; Vinod Robert ; et al.	2009-06-25
Composite Charge Storage Structure Formation In Non-Volatile Memory Using Etch Stop Technologies App 20090163009 - Purayath; Vinod Robert ; et al.	2009-06-25
Method Of Forming Memory With Floating Gates Including Self-aligned Metal Nanodots Using A Coupling Layer App 20090155967 - Purayath; Vinod Robert ; et al.	2009-06-18
NAND memory with virtual channel Grant 7,495,282 - Orimoto , et al. February 24, 2	2009-02-24
Methods of forming NAND memory with virtual channel Grant 7,494,870 - Chien , et al. February 24, 2	2009-02-24
Methods Of Forming High Density Semiconductor Devices Using Recursive Spacer Technique App 20080318381 - Matamis; George ; et al.	2008-12-25
Methods Of Fabricating Non-Volatile Memory With Integrated Select And Peripheral Circuitry And Post-Isolation Memory Cell Formation App 20080268596 - Pham; Tuan ; et al.	2008-10-30
Vehicle backward movement detection apparatus and vehicle braking force control apparatus Grant 7,444,221 - Yamada , et al. October 28, 2	2008-10-28
Integrated Non-Volatile Memory And Peripheral Circuitry Fabrication App 20080248621 - Kai; James ; et al.	2008-10-09
Methods Of Fabricating Non-Volatile Memory With Integrated Peripheral Circuitry And Pre-Isolation Memory Cell Formation App 20080248622 - Matamis; George ; et al.	2008-10-09
Nand Flash Memory With Fixed Charge App 20080239819 - Orimoto; Takashi ; et al.	2008-10-02
Methods Of Forming Nand Flash Memory With Fixed Charge App 20080242006 - Orimoto; Takashi ; et al.	2008-10-02
Memory cell having combination raised source and drain and method of fabricating same Grant 7,414,277 - Melik-Martirosian , et al. August 19, 2	2008-08-19
Methods of Forming Spacer Patterns Using Assist Layer For High Density Semiconductor Devices App 20080171428 - Kai; James ; et al.	2008-07-17
NAND Memory with Virtual Channel App 20080170438 - Orimoto; Takashi ; et al.	2008-07-17
Spacer Patterns Using Assist Layer for High Density Semiconductor Devices App 20080169567 - Kai; James ; et al.	2008-07-17
Methods of Forming NAND Memory with Virtual Channel App 20080171415 - Chien; Henry ; et al.	2008-07-17
Methods Of Forming Integrated Circuit Devices Using Composite Spacer Structures App 20080171406 - Orimoto; Takashi ; et al.	2008-07-17
Integrated Circuit System With Memory System App 20080150011 - Chan; Simon Siu-Sing ; et al.	2008-06-26
Integrated Circuit System With Implant Oxide App 20080142874 - Fang; Shenqing ; et al.	2008-06-19
Memory Cell System With Charge Trap App 20080083946 - Fang; Shenqing ; et al.	2008-04-10
Method for forming memory array bitlines comprising epitaxially grown silicon and related structure Grant 7,354,826 - Orimoto , et al. April 8, 2	2008-04-08
Flash memory cell structure for increased program speed and erase speed App 20080079061 - Ding; Meng ; et al.	2008-04-03
Memory Cell System With Nitride Charge Isolation App 20080032464 - Joshi; Amol Ramesh ; et al.	2008-02-07
Memory Cell System With Gradient Charge Isolation App 20080032475 - Joshi; Amol Ramesh ; et al.	2008-02-07
Memory Cell System With Charge Trap App 20080012060 - Ding; Meng ; et al.	2008-01-17
Vehicle backward movement detection apparatus and vehicle braking force control apparatus App 20050125133 - Yamada, Noritaka ; et al.	2005-06-09
Electronic device having ferroelectric memory Grant 5,850,231 - Orimoto , et al. December 15, 1	1998-12-15
Data communication system and portable data processing terminal used therein Grant 5,778,205 - Orimoto July 7, 1	1998-07-07
Information providing systems and portable electronic devices Grant 5,701,580 - Yamane , et al. December 23, 1	1997-12-23
Reset circuit of electronic device Grant 5,576,650 - Hirotani , et al. November 19, 1	1996-11-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.