Orf; Diana Lynn
Patent Applications and Registrations
Patent applications and USPTO patent grants for Orf; Diana Lynn.The latest application filed is for "monitoring processing time in a shared pipeline".
- Orf; Diana Lynn - Somerville NY
- Orf; Diana Lynn - Poughkeepsie NY
| Patent | Date |
|---|---|
| Monitoring processing time in a shared pipeline Grant 9,298,468 - Ambroladze , et al. March 29, 2 | 2016-03-29 |
| On demand allocation of cache buffer slots Grant 9,104,583 - Ambroladze , et al. August 11, 2 | 2015-08-11 |
| Monitoring Processing Time In A Shared Pipeline App 20140095839 - Ambroladze; Ekaterina M. ; et al. | 2014-04-03 |
| Monitoring processing time in a shared pipeline Grant 8,671,267 - Ambroladze , et al. March 11, 2 | 2014-03-11 |
| Error detection and recovery in a shared pipeline Grant 8,522,076 - Ambroladze , et al. August 27, 2 | 2013-08-27 |
| Multiple level linked LRU priority Grant 8,468,536 - Berger , et al. June 18, 2 | 2013-06-18 |
| Dynamic multi-level cache including resource access fairness scheme Grant 8,447,905 - Ambroladze , et al. May 21, 2 | 2013-05-21 |
| Managing dataflow in a temporary memory Grant 8,392,621 - Ambroladze , et al. March 5, 2 | 2013-03-05 |
| Multiple Level Linked Lru Priority App 20110321053 - Ambroladze; Ekaterina M. ; et al. | 2011-12-29 |
| On Demand Allocation Of Cache Buffer Slots App 20110320731 - Ambroladze; Ekaterina M. ; et al. | 2011-12-29 |
| Error Detection And Recovery In A Shared Pipeline App 20110320855 - Ambroladze; Ekaterina M. ; et al. | 2011-12-29 |
| Dynamic Multi-level Cache Including Resource Access Fairness Scheme App 20110320659 - Ambroladze; Ekaterina M. ; et al. | 2011-12-29 |
| Dynamic Re-allocation Of Cache Buffer Slots App 20110320863 - Amroladze; Ekaterina M. ; et al. | 2011-12-29 |
| System And Method For Managing Dataflow In A Temporary Memory App 20110314183 - Ambroladze; Ekaterina M. ; et al. | 2011-12-22 |
| Method for optimizing scan chains in an integrated circuit that has multiple levels of hierarchy Grant 7,987,400 - Berry , et al. July 26, 2 | 2011-07-26 |
| Method for Optimizing Scan Chains in an Integrated Circuit that has Multiple Levels of Hierarchy App 20090217115 - Berry; Christopher J. ; et al. | 2009-08-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 