loadpatents
name:-0.013381004333496
name:-0.007861852645874
name:-0.0015308856964111
Or; P. Keong Patent Filings

Or; P. Keong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Or; P. Keong.The latest application filed is for "optimizing power usage by factoring processor architectural events to pmu".

Company Profile
1.9.16
  • Or; P. Keong - Portland OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optimizing power usage by factoring processor architectural events to PMU
Grant 11,144,108 - Liu , et al. October 12, 2
2021-10-12
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20210064117 - LIU; Yen-Cheng ;   et al.
2021-03-04
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20170017286 - LIU; YEN-CHENG ;   et al.
2017-01-19
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20170017292 - LIU; YEN-CHENG ;   et al.
2017-01-19
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20160195913 - LIU; YEN-CHENG ;   et al.
2016-07-07
Optimizing power usage by factoring processor architectural events to PMU
Grant 9,367,112 - Liu , et al. June 14, 2
2016-06-14
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20150127962 - LIU; YEN-CHENG ;   et al.
2015-05-07
Optimizing power usage by factoring processor architectural events to PMU
Grant 8,966,299 - Liu , et al. February 24, 2
2015-02-24
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20140164799 - LIU; YEN-CHENG ;   et al.
2014-06-12
Optimizing power usage by factoring processor architectural events to PMU
Grant 8,700,933 - Liu , et al. April 15, 2
2014-04-15
Optimizing Power Usage By Factoring Processor Architectural Events To Pmu
App 20130254572 - LIU; YEN-CHENG ;   et al.
2013-09-26
Optimizing power usage by processor cores based on architectural events
Grant 8,473,766 - Liu , et al. June 25, 2
2013-06-25
Optimizing power usage by factoring processor architectural events to PMU
Grant 8,412,970 - Liu , et al. April 2, 2
2013-04-02
Optimizing Power Usage By Processor Cores Based On Architectural Events
App 20130031400 - Liu; Yen-Cheng ;   et al.
2013-01-31
Optimizing Power Usage By Factoring Processor Architectural Events To PMU
App 20120089850 - Liu; Yen-Cheng ;   et al.
2012-04-12
Optimizing power usage by processor cores based on architectural events
Grant 8,117,478 - Liu , et al. February 14, 2
2012-02-14
Optimizing Power Usage By Factoring Processor Architecutral Events To Pmu
App 20080162972 - Liu; Yen-Cheng ;   et al.
2008-07-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed