loadpatents
name:-0.012651920318604
name:-0.019285917282104
name:-0.005842924118042
Ookuma; Naoki Patent Filings

Ookuma; Naoki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ookuma; Naoki.The latest application filed is for "differential dbus scheme for low-latency random read for nand memories".

Company Profile
6.10.12
  • Ookuma; Naoki - Kanagawa JP
  • Ookuma; Naoki - Yokohama JP
  • Ookuma; Naoki - Tokyo JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Word line architecture for three dimensional NAND flash memory
Grant 11,177,277 - Ookuma , et al. November 16, 2
2021-11-16
Memory plane structure for ultra-low read latency applications in non-volatile memories
Grant 11,081,192 - Yabe , et al. August 3, 2
2021-08-03
Differential Dbus Scheme For Low-latency Random Read For Nand Memories
App 20210142858 - Yabe; Hiroki ;   et al.
2021-05-13
Word Line Architecture For Three Dimensional Nand Flash Memory
App 20210134828 - Ookuma; Naoki ;   et al.
2021-05-06
Memory Plane Structure For Ultra-low Read Latency Applications In Non-volatile Memories
App 20210134375 - Yabe; Hiroki ;   et al.
2021-05-06
Differential dbus scheme for low-latency random read for NAND memories
Grant 10,984,874 - Yabe , et al. April 20, 2
2021-04-20
Area effective erase voltage isolation in NAND memory
Grant 10,885,984 - Yabe , et al. January 5, 2
2021-01-05
Three-dimensional memory device containing bit line switches
Grant 10,854,619 - Chibvongodze , et al. December 1, 2
2020-12-01
Three-dimensional memory device containing bit line switches
Grant 10,734,080 - Chibvongodze , et al.
2020-08-04
Three-dimensional Memory Device Containing Bit Line Switches
App 20200185397 - Chibvongodze; Hardwell ;   et al.
2020-06-11
Three-dimensional Memory Device Containing Bit Line Switches
App 20200185039 - Chibvongodze; Hardwell ;   et al.
2020-06-11
Data mapping for non-volatile storage
Grant 9,852,078 - Zaitsu , et al. December 26, 2
2017-12-26
Data Mapping For Non-Volatile Storage
App 20160328332 - Zaitsu; Shingo ;   et al.
2016-11-10
Semiconductor memory device
Grant 8,526,229 - Takahashi , et al. September 3, 2
2013-09-03
Semiconductor Memory Device
App 20130051172 - Takahashi; Hiroyuki ;   et al.
2013-02-28
Semiconductor memory device
Grant 8,284,598 - Takahashi , et al. October 9, 2
2012-10-09
Voltage Generating Circuit
App 20110215855 - OOKUMA; Naoki
2011-09-08
Bandgap Voltage Reference Circuit And Integrated Circuit Incorporating The Same
App 20110175593 - OOKUMA; Naoki
2011-07-21
Semiconductor Memory Device
App 20110096596 - Takahashi; Hiroyuki ;   et al.
2011-04-28
Entrapping immobilization pellets, wastewater treatment system using the entrapping immobilization pellets and wastewater treatment method
App 20100038311 - Abe; Naoki ;   et al.
2010-02-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed