OLAC-VAW; Roman W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for OLAC-VAW; Roman W..The latest application filed is for "non-planar i/o and logic semiconductor devices having different workfunction on common substrate".

Company Profile

24.15.19

OLAC-VAW; Roman W. - Hillsboro OR
Olac-vaw; Roman W. - Hillboro OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Non-planar I/o And Logic Semiconductor Devices Having Different Workfunction On Common Substrate App 20220238383 - OLAC-VAW; Roman W. ; et al.	2022-07-28
Non-planar I/O and logic semiconductor devices having different workfunction on common substrate Grant 11,335,601 - Olac-Vaw , et al. May 17, 2	2022-05-17
Hybrid finfet structure with bulk source/drain regions Grant 11,075,286 - Jan , et al. July 27, 2	2021-07-27
Resistor between gates in self-aligned gate edge architecture Grant 10,964,690 - Olac-Vaw , et al. March 30, 2	2021-03-30
Non-planar I/o And Logic Semiconductor Devices Having Different Workfunction On Common Substrate App 20210090956 - OLAC-VAW; Roman W. ; et al.	2021-03-25
Dual fin endcap for self-aligned gate edge (SAGE) architectures Grant 10,950,606 - Hafez , et al. March 16, 2	2021-03-16
Fin-based thin film resistor Grant 10,930,729 - Jan , et al. February 23, 2	2021-02-23
Non-planar I/O and logic semiconductor devices having different workfunction on common substrate Grant 10,892,192 - Olac-Vaw , et al. January 12, 2	2021-01-12
Metal resistor and self-aligned gate edge (SAGE) architecture having a metal resistor Grant 10,892,261 - Hafez , et al. January 12, 2	2021-01-12
FINFET based junctionless wrap around structure Grant 10,854,757 - Ramaswamy , et al. December 1, 2	2020-12-01
Ultra-scaled fin pitch having dual gate dielectrics Grant 10,784,378 - Hafez , et al. Sept	2020-09-22
Transmission lines using bending fins from local stress Grant 10,761,264 - Ramaswamy , et al. Sep	2020-09-01
Non-planar I/o And Logic Semiconductor Devices Having Different Workfunction On Common Substrate App 20200273752 - OLAC-VAW; Roman W. ; et al.	2020-08-27
Depletion mode gate in ultrathin FINFET based architecture Grant 10,756,210 - Jan , et al. A	2020-08-25
Non-planar I/O and logic semiconductor devices having different workfunction on common substrate Grant 10,692,771 - Olac-Vaw , et al.	2020-06-23
Ultra-scaled Fin Pitch Processes Having Dual Gate Dielectrics And The Resulting Structures App 20200066897 - HAFEZ; Walid M. ; et al.	2020-02-27
Depletion Mode Gate In Ultrathin Finfet Based Architecture App 20200066907 - JAN; Chia-Hong ; et al.	2020-02-27
Metal Resistor And Self-aligned Gate Edge (sage) Architecture Having A Metal Resistor App 20200066712 - HAFEZ; Walid M. ; et al.	2020-02-27
Resistor Between Gates In Self-aligned Gate Edge Architecture App 20200043914 - OLAC-VAW; ROMAN W. ; et al.	2020-02-06
Work Function Material Recess For Threshold Voltage Tuning In Finfets App 20190348516 - Ramaswamy; Rahul ; et al.	2019-11-14
Dual Fin Endcap For Self-aligned Gate Edge (sage) Architectures App 20190287972 - HAFEZ; Walid M. ; et al.	2019-09-19
Transmission Lines Using Bending Fins From Local Stress App 20190278022 - RAMASWAMY; Rahul ; et al.	2019-09-12
Finfet Based Junctionless Wrap Around Structure App 20190245098 - RAMASWAMY; Rahul ; et al.	2019-08-08
Hybrid Finfet Structure With Bulk Source/drain Regions App 20190237564 - JAN; Chia-Hong ; et al.	2019-08-01
Fin-based Thin Film Resistor App 20190206980 - JAN; Chia-Hong ; et al.	2019-07-04
Non-planar I/o And Logic Semiconductor Devices Having Different Workfunction On Common Substrate App 20190157153 - OLAC-VAW; Roman W. ; et al.	2019-05-23
Non-linear Fin-based Devices App 20190097057 - Dias; Neville L. ; et al.	2019-03-28
Non-planar I/O and logic semiconductor devices having different workfunction on common substrate Grant 10,229,853 - Olac-Vaw , et al.	2019-03-12
Non-linear fin-based devices Grant 10,164,115 - Dias , et al. Dec	2018-12-25
Dual Threshold Voltage (vt) Channel Devices And Their Methods Of Fabrication App 20180323260 - CHANG; Hsu-Yu ; et al.	2018-11-08
Multi-gate transistor with variably sized fin Grant 9,947,585 - Nidhi , et al. April 17, 2	2018-04-17
Multi-gate Transistor With Variably Sized Fin App 20170103923 - NIDHI; NIDHI ; et al.	2017-04-13
Non-linear Fin-based Devices App 20170098709 - DIAS; NEVILLE L. ; et al.	2017-04-06
Non-Planar I/O and Logic Semiconductor Devices having Different Workfunction on Common Substrate App 20160225671 - OLAC-VAW; ROMAN W. ; et al.	2016-08-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.