Oku; Satoru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Oku; Satoru.The latest application filed is for "data read-out circuit in semiconductor memory device and method of data reading in semiconductor memory device".

Company Profile

0.9.6

Oku; Satoru - Kanagawa JP
Oku; Satoru - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Data read-out circuit in semiconductor memory device and method of data reading in semiconductor memory device Grant 8,307,262 - Oku November 6, 2	2012-11-06
Nonvolatile semiconductor memory and method for testing the same Grant 8,174,909 - Oku May 8, 2	2012-05-08
Data Read-out Circuit In Semiconductor Memory Device And Method Of Data Reading In Semiconductor Memory Device App 20120072804 - OKU; Satoru	2012-03-22
Data read-out circuit in semiconductor memory device and method of data reading in semiconductor memory device Grant 8,091,008 - Oku January 3, 2	2012-01-03
Nonvolatile semiconductor memory and method for testing the same App 20110255340 - Oku; Satoru	2011-10-20
Nonvolatile semiconductor memory and method for testing the same Grant 7,990,778 - Oku August 2, 2	2011-08-02
Nonvolatile semiconductor memory and method for testing the same App 20100142289 - Oku; Satoru	2010-06-10
Power-source potential control circuit and method of trimming power-source potential Grant 7,579,903 - Oku August 25, 2	2009-08-25
Data Read-out Circuit In Semiconductor Memory Device And Method Of Data Reading In Semiconductor Memory Device App 20080052565 - OKU; Satoru	2008-02-28
Power-source potential control circuit and method of trimming power-source potential App 20070041261 - Oku; Satoru	2007-02-22
Booster, IC card having the same, and electronic equipment having the same Grant 6,525,595 - Oku February 25, 2	2003-02-25
Booster, IC card having the same, and electronic equipment having the same App 20010026187 - Oku, Satoru	2001-10-04
Non-volatile semiconductor memory device for selective cell flash erasing/programming Grant 6,111,792 - Oku , et al. August 29, 2	2000-08-29
Power source circuit for generating positive and negative voltage sources Grant 6,084,387 - Kaneko , et al. July 4, 2	2000-07-04
Semiconductor device with plural power supply circuits, plural internal circuits, and single external terminal Grant 5,942,808 - Kaneko , et al. August 24, 1	1999-08-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.