loadpatents
Patent applications and USPTO patent grants for Okamoto; Takeo.The latest application filed is for "semiconductor memory device requiring refresh operation".
Patent | Date |
---|---|
Semiconductor device having internal voltage generated stably Grant 6,954,103 - Yamauchi , et al. October 11, 2 | 2005-10-11 |
Substrate treating apparatus Grant 6,893,171 - Fukutomi , et al. May 17, 2 | 2005-05-17 |
Semiconductor circuit device adaptable to plurality of types of packages Grant 6,873,563 - Suwa , et al. March 29, 2 | 2005-03-29 |
Semiconductor memory device requiring refresh operation Grant 6,813,210 - Okamoto , et al. November 2, 2 | 2004-11-02 |
Semiconductor device adaptable to a plurality of kinds of interfaces Grant 6,784,718 - Okamoto , et al. August 31, 2 | 2004-08-31 |
Semiconductor memory device switchable to twin memory cell configuration Grant 6,775,177 - Okamoto , et al. August 10, 2 | 2004-08-10 |
Refresh control circuitry for refreshing storage data Grant 6,765,838 - Matsumoto , et al. July 20, 2 | 2004-07-20 |
Semiconductor device Grant 6,744,298 - Yamauchi , et al. June 1, 2 | 2004-06-01 |
Semiconductor device Grant 6,731,558 - Yamauchi , et al. May 4, 2 | 2004-05-04 |
Semiconductor memory device allowing high density structure or high performance Grant 6,724,679 - Nagasawa , et al. April 20, 2 | 2004-04-20 |
Semiconductor device used in two systems having different power supply voltages Grant 6,724,223 - Ichiguchi , et al. April 20, 2 | 2004-04-20 |
Semiconductor memory device Grant 6,721,223 - Matsumoto , et al. April 13, 2 | 2004-04-13 |
Semiconductor device Grant 6,717,460 - Yamauchi , et al. April 6, 2 | 2004-04-06 |
Semiconductor device with data output circuit having slew rate adjustable Grant 6,714,461 - Matsumoto , et al. March 30, 2 | 2004-03-30 |
Clock synchronous semiconductor memory device Grant 6,697,296 - Matsumoto , et al. February 24, 2 | 2004-02-24 |
Semiconductor memory device requiring refresh operation App 20030218931 - Okamoto, Takeo ;   et al. | 2003-11-27 |
Semiconductor memory device switchable to twin memory cell configuration App 20030214832 - Okamoto, Takeo ;   et al. | 2003-11-20 |
Semiconductor device having internal voltage generated stably App 20030214345 - Yamauchi, Tadaaki ;   et al. | 2003-11-20 |
Semiconductor circuit device adaptable to plurality of types of packages App 20030214344 - Suwa, Makoto ;   et al. | 2003-11-20 |
Substrate treating apparatus App 20030213431 - Fukutomi, Yoshiteru ;   et al. | 2003-11-20 |
Semiconductor device used in two systems having different power supply voltages App 20030213972 - Ichiguchi, Tetsuichiro ;   et al. | 2003-11-20 |
Semiconductor memory device Grant 6,650,582 - Matsumoto , et al. November 18, 2 | 2003-11-18 |
Semiconductor memory device adaptable to various types of packages Grant 6,625,050 - Suwa , et al. September 23, 2 | 2003-09-23 |
Semiconductor memory device App 20030081479 - Matsumoto, Junko ;   et al. | 2003-05-01 |
Semiconductor device App 20030081486 - Yamauchi, Tadaaki ;   et al. | 2003-05-01 |
Semiconductor device App 20030081461 - Yamauchi, Tadaaki ;   et al. | 2003-05-01 |
Semiconductor device App 20030080787 - Yamauchi, Tadaaki ;   et al. | 2003-05-01 |
Semiconductor memory device adaptable to various types of packages App 20030081443 - Suwa, Makoto ;   et al. | 2003-05-01 |
Semiconductor memory device allowing high density structure or high performance App 20030081490 - Nagasawa, Tsutomu ;   et al. | 2003-05-01 |
Semiconductor device App 20030080795 - Okamoto, Takeo ;   et al. | 2003-05-01 |
Output circuit App 20030080780 - Okamoto, Takeo ;   et al. | 2003-05-01 |
Semiconductor memory device App 20030081485 - Matsumoto, Junko ;   et al. | 2003-05-01 |
Semiconductor memory device operating with low power consumption Grant 6,512,715 - Okamoto , et al. January 28, 2 | 2003-01-28 |
Semiconductor memory device App 20020191467 - Matsumoto, Junko ;   et al. | 2002-12-19 |
Semiconductor Memory Device Operating With Low Power Consumption App 20020191472 - Okamoto, Takeo ;   et al. | 2002-12-19 |
Semiconductor memory device operable for both of CAS latencies of one and more than one App 20020191479 - Yamauchi, Tadaaki ;   et al. | 2002-12-19 |
Clock synchronous semiconductor memory device App 20020191480 - Matsumoto, Junko ;   et al. | 2002-12-19 |
Semiconductor device with data output circuit having slew rate adjustable App 20020186596 - Matsumoto, Junko ;   et al. | 2002-12-12 |
Method of and device for transporting semiconductor substrate in semiconductor processing system Grant 5,436,848 - Nishida , et al. July 25, 1 | 1995-07-25 |
Substrate transport apparatus Grant 5,359,785 - Fukutomi , et al. November 1, 1 | 1994-11-01 |
Interface apparatus for transporting substrates between substrate processing apparatus Grant 5,308,210 - Ohtani , et al. May 3, 1 | 1994-05-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.