loadpatents
name:-0.010769128799438
name:-0.10262012481689
name:-0.0021541118621826
Ohno; Tsuyoshi Patent Filings

Ohno; Tsuyoshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ohno; Tsuyoshi.The latest application filed is for "processing method and processing system".

Company Profile
0.8.8
  • Ohno; Tsuyoshi - Tokyo N/A JP
  • Ohno; Tsuyoshi - Kanagawa JP
  • Ohno; Tsuyoshi - Kawasaki JP
  • Ohno, Tsuyoshi - Kawasaki-shi JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Processing method and processing system
Grant 8,778,205 - Ohno , et al. July 15, 2
2014-07-15
Image pickup apparatus with a fixed aperture stop having an aperture with different, repetitive first and second wave patterns
Grant 8,085,335 - Ohno , et al. December 27, 2
2011-12-27
Processing method and processing system
App 20100133231 - Ohno; Tsuyoshi ;   et al.
2010-06-03
Image pickup apparatus
App 20090185065 - Ohno; Tsuyoshi ;   et al.
2009-07-23
Solid-state Image Pickup Device, Color Separation Image Pickup Optical System And Image Pickup Apparatus
App 20070132876 - Ohno; Tsuyoshi ;   et al.
2007-06-14
Flip chip semiconductor device having signal pads arranged outside of power supply pads
Grant 6,847,120 - Ohno January 25, 2
2005-01-25
Processing method and processing system
App 20040260420 - Ohno, Tsuyoshi ;   et al.
2004-12-23
Method and circuit for producing control signal for impedance matching
Grant 6,828,820 - Ohno December 7, 2
2004-12-07
Method and circuit for producing control signal for impedance matching
App 20040021481 - Ohno, Tsuyoshi
2004-02-05
Semiconductor device having definite size of input/output blocks and its designing method
Grant 6,601,225 - Ohno July 29, 2
2003-07-29
Flip chip semiconductor device having signal pads arranged outside of power supply pads
App 20020113319 - Ohno, Tsuyoshi
2002-08-22
Semiconductor device having definite size of input/output blocks and its designing method
App 20020004930 - Ohno, Tsuyoshi
2002-01-10
Low-noise buffer circuit
App 20010035779 - Ohno, Tsuyoshi
2001-11-01
Intermediate potential generation circuit
Grant 5,973,544 - Ohno October 26, 1
1999-10-26
Integrated circuit bare chip carrier
Grant 5,534,785 - Yoshizaki , et al. July 9, 1
1996-07-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed