Oh; Jung-Ik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Oh; Jung-Ik.The latest application filed is for "methods of forming staircase-shaped connection structures of three-dimensional semiconductor devices".

Company Profile

5.22.28

Oh; Jung-Ik - Seongnam-si KR
Oh; Jung-Ik - Hwaseong-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of forming staircase-shaped connection structures of three-dimensional semiconductor devices Grant 10,685,837 - Oh , et al.	2020-06-16
Methods Of Forming Staircase-shaped Connection Structures Of Three-dimensional Semiconductor Devices App 20190139755 - OH; Jung-Ik ; et al.	2019-05-09
Methods of forming an interconnection line and methods of fabricating a magnetic memory device using the same Grant 10,236,442 - Seo , et al.	2019-03-19
Methods of forming staircase-shaped connection structures of three-dimensional semiconductor devices Grant 10,211,053 - Oh , et al. Feb	2019-02-19
Semiconductor device having magnetic tunnel junction structure and method of forming the same Grant 10,199,566 - Oh , et al. Fe	2019-02-05
Methods Of Forming Staircase-shaped Connection Structures Of Three-dimensional Semiconductor Devices App 20180197732 - OH; JUNG-IK ; et al.	2018-07-12
Variable Resistance Memory Device App 20180175109 - CHOI; Hye-jin ; et al.	2018-06-21
Methods of forming staircase-shaped connection structures of three-dimensional semiconductor devices Grant 9,941,122 - Oh , et al. April 10, 2	2018-04-10
Method for forming patterns and method for manufacturing magnetic memory device using the same Grant 9,876,165 - Kim , et al. January 23, 2	2018-01-23
Methods Of Manufacturing Semiconductor Devices App 20180006219 - SEO; Jae-Hun ; et al.	2018-01-04
Methods Of Forming An Interconnection Line And Methods Of Fabricating A Magnetic Memory Device Using The Same App 20170110656 - Seo; Jaehun ; et al.	2017-04-20
Semiconductor Device Having Magnetic Tunnel Junction Structure And Method Of Forming The Same App 20170098759 - OH; Jung-Ik ; et al.	2017-04-06
Memory device and method of fabricating the same Grant 9,608,040 - Baek , et al. March 28, 2	2017-03-28
Chuck Assembly With Tiltable Chuck And Semiconductor Fabrication System Including The Same App 20170069526 - PARK; Jongsoon ; et al.	2017-03-09
Method For Forming Patterns And Method For Manufacturing Magnetic Memory Device Using The Same App 20170062709 - KIM; Sang-Kuk ; et al.	2017-03-02
Vertical memory devices and methods of manufacturing the same Grant 9,543,307 - Kim , et al. January 10, 2	2017-01-10
Methods Of Forming Staircase-shaped Connection Structures Of Three-dimensional Semiconductor Devices App 20160372322 - OH; JUNG-IK ; et al.	2016-12-22
Substrate Processing Apparatus App 20160372347 - KIM; Hyuk ; et al.	2016-12-22
Staircase-shaped connection structures of three-dimensional semiconductor devices Grant 9,455,268 - Oh , et al. September 27, 2	2016-09-27
Method of fabricating semiconductor devices having vertical cells Grant 9,419,008 - Oh , et al. August 16, 2	2016-08-16
Vertical Memory Devices And Methods Of Manufacturing The Same App 20160133630 - KIM; Ha-Na ; et al.	2016-05-12
Method of fabricating semiconductor devices having vertical cells Grant 9,257,444 - Oh , et al. February 9, 2	2016-02-09
Memory device Grant 9,214,569 - Kim , et al. December 15, 2	2015-12-15
Method Of Fabricating Semiconductor Devices Having Vertical Cells App 20150311153 - OH; Jung-Ik ; et al.	2015-10-29
Non-volatile Memory Devices And Methods Of Manufacturing The Same App 20150263029 - KIM; KI-JEONG ; et al.	2015-09-17
Staircase-shaped Connection Structures Of Three-dimensional Semiconductor Devices And Methods Of Forming The Same App 20150228623 - OH; JUNG-IK ; et al.	2015-08-13
Method of fabricating three-dimensional semiconductor device and three-dimensional semiconductor device fabricated using the same Grant 9,087,790 - Oh , et al. July 21, 2	2015-07-21
Method of forming a step pattern structure Grant 9,048,193 - Oh , et al. June 2, 2	2015-06-02
Memory Device App 20150137205 - KIM; Ki Jeong ; et al.	2015-05-21
Method Of Fabricating Semiconductor Devices Having Vertical Cells App 20140162420 - OH; Jung-Ik ; et al.	2014-06-12
Method Of Fabricating Three-dimensional Semiconductor Device And Three-dimensional Semiconductor Device Fabricated Using The Same App 20140106569 - OH; Jung-Ik ; et al.	2014-04-17
Method of Forming a Step Pattern Structure App 20140057429 - Oh; Jung-Ik ; et al.	2014-02-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.