loadpatents
Patent applications and USPTO patent grants for Ogura; Isao.The latest application filed is for "semiconductor integrated circuit".
Patent | Date |
---|---|
Semiconductor integrated circuit related to a circuit operating on the basis of a clock signal Grant 7,081,778 - Ueda , et al. July 25, 2 | 2006-07-25 |
Semiconductor device Grant 6,838,766 - Inoue , et al. January 4, 2 | 2005-01-04 |
Semiconductor integrated circuit App 20040150442 - Ueda, Yoshitaka ;   et al. | 2004-08-05 |
Semiconductor integrated circuit related to a circuit operating on the basis of a clock signal Grant 6,707,328 - Ueda , et al. March 16, 2 | 2004-03-16 |
Semiconductor device App 20010025993 - Inoue, Yasunori ;   et al. | 2001-10-04 |
Semiconductor integrated circuit App 20010005153 - Ueda, Yoshitaka ;   et al. | 2001-06-28 |
Basic cell structure having a plurality of transistors for master slice type semiconductor integrated circuit device Grant 6,166,560 - Ogura , et al. December 26, 2 | 2000-12-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.