Patent | Date |
---|
Memory Control Circuit And Method For Controlling The Same App 20220270655 - Ochiai; Wataru | 2022-08-25 |
Bus system permitting parallel access by a master to a plurality of slaves and method of controlling the same Grant 11,354,263 - Shiraishi , et al. June 7, 2 | 2022-06-07 |
Lever-type connector Grant 10,910,765 - Ochiai February 2, 2 | 2021-02-02 |
Bus System And Method Of Controlling The Same App 20200401545 - Shiraishi; Daisuke ;   et al. | 2020-12-24 |
Connector and connector assembly Grant 10,826,238 - Ochiai , et al. November 3, 2 | 2020-11-03 |
Lever-type Connector App 20200295509 - Ochiai; Wataru | 2020-09-17 |
Control Apparatus And Control Method App 20200257471 - A1 | 2020-08-13 |
Memory controller and control method thereof Grant 10,725,698 - Ochiai | 2020-07-28 |
Connector assembly with a lever and a lever lock for releasably locking the lever in a connection end position Grant 10,707,616 - Kosaka , et al. | 2020-07-07 |
Connector and connector assembly Grant 10,566,737 - Ochiai , et al. Feb | 2020-02-18 |
Connector with laterally mounted retainer for supporting and locking a terminal fitting Grant 10,566,725 - Ochiai Feb | 2020-02-18 |
Electrical connector with an inner receptacle and outer receptacle Grant 10,418,749 - Ochiai Sept | 2019-09-17 |
Connector And Connector Assembly App 20190148880 - Ochiai; Wataru ;   et al. | 2019-05-16 |
Connector Assembly App 20190148882 - Kosaka; Ryotaro ;   et al. | 2019-05-16 |
Connector And Connector Assembly App 20190148879 - Ochiai; Wataru ;   et al. | 2019-05-16 |
Connector App 20180366869 - Ochiai; Wataru | 2018-12-20 |
Memory Controller And Control Method Thereof App 20180349060 - Ochiai; Wataru | 2018-12-06 |
Connector App 20180248293 - Ochiai; Wataru | 2018-08-30 |
Semiconductor device and chip identifier setting method Grant 9,536,121 - Kato , et al. January 3, 2 | 2017-01-03 |
Information processing apparatus, memory control apparatus, and control method thereof Grant 9,330,025 - Ochiai May 3, 2 | 2016-05-03 |
Monitor circuit, bus system, and bus bridge Grant 9,053,247 - Ochiai June 9, 2 | 2015-06-09 |
Semiconductor Device And Chip Identifier Setting Method App 20140368319 - Kato; Yasuhiro ;   et al. | 2014-12-18 |
Memory control apparatus and memory control method for controlling the priority of memory accesses Grant 8,856,465 - Fujiwara , et al. October 7, 2 | 2014-10-07 |
Memory access control device, command issuing device, and method Grant 8,762,676 - Ochiai June 24, 2 | 2014-06-24 |
Information Processing Apparatus, Memory Control Apparatus, And Control Method Thereof App 20140047206 - Ochiai; Wataru | 2014-02-13 |
Memory Access Control Device, Command Issuing Device, And Method App 20130297896 - Ochiai; Wataru | 2013-11-07 |
Memory access control device, command issuing device, and method Grant 8,516,214 - Ochiai August 20, 2 | 2013-08-20 |
Information processing system, information processing apparatus, information processing method, and program Grant 8,467,444 - Odagawa , et al. June 18, 2 | 2013-06-18 |
Monitor Circuit, Bus System, And Bus Bridge App 20120137033 - Ochiai; Wataru | 2012-05-31 |
Memory control circuit, control method, and storage medium Grant 8,169,852 - Ochiai May 1, 2 | 2012-05-01 |
Memory Control Apparatus And Memory Control Method App 20120072681 - Fujiwara; Makoto ;   et al. | 2012-03-22 |
Memory Control Circuit, Control Method, And Storage Medium App 20100287391 - Ochiai; Wataru | 2010-11-11 |
Command Reorderable Memory Controller App 20090327623 - Ochiai; Wataru | 2009-12-31 |
Information Processing System, Information Processing Apparatus, Information Processing Method, And Program App 20090310670 - Odagawa; Masayuki ;   et al. | 2009-12-17 |
Memory Access Control Device, Command Issuing Device, And Method App 20090094432 - Ochiai; Wataru | 2009-04-09 |