O'Riordan; Donald J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for O'Riordan; Donald J..The latest application filed is for "recording and playback of trace and video log data for programs".

Company Profile

1.54.13

O'Riordan; Donald J. - Sunnyvale CA
O'Riordan; Donald J - Sunnyvale CA
O'Riordan; Donald J. - San Jose CA
O'Riordan; Donald J. - Santa Clara CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for a smart configurable high performance interactive log file viewer Grant 10,445,290 - Bunyan , et al. Oc	2019-10-15
Spice model bin inheritance mechanism Grant 10,223,484 - O'Riordan , et al.	2019-03-05
Recording and playback of trace and video log data for programs Grant 10,133,653 - O'Riordan , et al. November 20, 2	2018-11-20
Systems and methods for viewing analog simulation check violations in an electronic design automation framework Grant 9,589,085 - O'Riordan , et al. March 7, 2	2017-03-07
System and method for assertion publication and re-use Grant 9,501,598 - O'Riordan , et al. November 22, 2	2016-11-22
Method and system for component parameter management Grant 9,355,130 - O'Riordan , et al. May 31, 2	2016-05-31
System and method for data mining safe operating area violations Grant 9,245,088 - O'Riordan January 26, 2	2016-01-26
Simulation based system and method for gate oxide reliability enhancement Grant 9,213,787 - O'Donovan , et al. December 15, 2	2015-12-15
Method and system for navigating hierarchical levels using graphical previews Grant 9,182,948 - O'Riordan November 10, 2	2015-11-10
System and method for analog verification IP authoring and storage Grant 9,047,424 - Baker , et al. June 2, 2	2015-06-02
System and method for containing analog verification IP Grant 9,038,008 - O'Riordan , et al. May 19, 2	2015-05-19
System and method for automated simulator assertion synthesis and digital equivalence checking Grant 9,032,347 - O'Riordan May 12, 2	2015-05-12
System and method for fault sensitivity analysis of mixed-signal integrated circuit designs Grant 9,026,963 - O'Riordan , et al. May 5, 2	2015-05-05
Image-based stimulus for circuit simulation Grant 9,020,277 - O'Riordan , et al. April 28, 2	2015-04-28
System and method for simulator assertion synthesis and digital equivalence checking Grant 9,009,635 - O'Riordan April 14, 2	2015-04-14
System and method for fault sensitivity analysis of digitally-calibrated-circuit designs Grant 8,996,348 - O'Riordan , et al. March 31, 2	2015-03-31
Chained programming language preprocessors for circuit simulation Grant 8,954,307 - O'Riordan , et al. February 10, 2	2015-02-10
Verification of design libraries and databases Grant 8,949,203 - O'Riordan , et al. February 3, 2	2015-02-03
Fault sensitivity analysis-based cell-aware automated test pattern generation flow Grant 8,875,077 - O'Riordan , et al. October 28, 2	2014-10-28
Efficient single-run method to determine analog fault coverage versus bridge resistance Grant 8,863,050 - O'Riordan , et al. October 14, 2	2014-10-14
Data mining through property checks based upon string pattern determinations Grant 8,838,559 - O'Riordan September 16, 2	2014-09-16
Netlisting analog/mixed-signal schematics to VAMS Grant 8,832,612 - O'Riordan , et al. September 9, 2	2014-09-09
Analog fault visualization system and method for circuit designs Grant 8,813,004 - O'Riordan , et al. August 19, 2	2014-08-19
Method, system, and computer program product for implementing multi-power domain digital / mixed signal verification and low power simulation Grant 8,762,906 - Ginetti , et al. June 24, 2	2014-06-24
Method, system, and computer program product for implementing multi-power domain digital / mixed-signal verification and low power simulation Grant 8,732,636 - Ginetti , et al. May 20, 2	2014-05-20
Generation, display, and manipulation of measurements in computer graphical designs Grant 8,711,177 - Majumder , et al. April 29, 2	2014-04-29
System and method for management of controls in a graphical user interface Grant 8,689,121 - O'Riordan April 1, 2	2014-04-01
System and method for fault sensitivity analysis of mixed-signal integrated circuit designs Grant 8,683,400 - O'Riordan , et al. March 25, 2	2014-03-25
Visualization and information display for shapes in displayed graphical images based on a cursor Grant 8,645,901 - Majumder , et al. February 4, 2	2014-02-04
Netlisting analog/mixed-signal schematics to VAMS Grant 8,601,412 - O'Riordan , et al. December 3, 2	2013-12-03
Visualization and information display for shapes in displayed graphical images based on user zone of focus Grant 8,533,626 - Majumder , et al. September 10, 2	2013-09-10
Recording And Playback Of Trace And Video Log Data For Programs App 20130227350 - O'RIORDAN; Donald J. ; et al.	2013-08-29
Visualization and information display for shapes in displayed graphical images Grant 8,438,531 - Majumder , et al. May 7, 2	2013-05-07
Method and system for implementing inherited connections for electronics designs Grant 8,296,717 - O'Riordan October 23, 2	2012-10-23
Method and system for re-using digital assertions in a mixed signal design Grant 8,234,617 - Chetput , et al. July 31, 2	2012-07-31
User interface for inherited connections in a circuit Grant 8,214,791 - O'Riordan July 3, 2	2012-07-03
Management of very large streaming data sets for efficient writes and reads to and from persistent storage Grant 8,200,915 - Pichumani , et al. June 12, 2	2012-06-12
Modeling and simulating device mismatch for designing integrated circuits Grant 8,176,463 - O'Riordan , et al. May 8, 2	2012-05-08
System And Method For Management Of Controls In A Graphical User Interface App 20110276908 - O'Riordan; Donald J.	2011-11-10
Method, System, And Computer Program Product For Implementing Multi-power Domain Digital / Mixed Signal Verification And Low Power Simulation App 20110161900 - Ginetti; Arnold ; et al.	2011-06-30
Method, System, And Computer Program Product For Implementing Multi-power Domain Digital / Mixed-signal Verification And Low Power Simulation App 20110161899 - GINETTI; Arnold ; et al.	2011-06-30
Visualization And Information Display For Shapes In Displayed Graphical Images Based On A Cursor App 20110131544 - Majumder; Chayan ; et al.	2011-06-02
Visualization And Information Display For Shapes In Displayed Graphical Images Based On User Zone Of Focus App 20110131525 - Majumder; Chayan ; et al.	2011-06-02
Visualization And Information Display For Shapes In Displayed Graphical Images App 20110131543 - Majumder; Chayan ; et al.	2011-06-02
Method And System For Re-using Digital Assertions In A Mixed Signal Design App 20110083114 - CHETPUT; Chandrashekar L. ; et al.	2011-04-07
Modeling And Simulating Device Mismatch For Designing Integrated Circuits App 20110066997 - O'RIORDAN; Donald J. ; et al.	2011-03-17
Method And System For Viewing And Editing An Image In A Magnified View App 20100287493 - Majumder; Chayan ; et al.	2010-11-11
Management Of Very Large Streaming Data Sets For Efficient Writes And Reads To And From Persistent Storage App 20100049935 - Pichumani; Ramani ; et al.	2010-02-25
Hierarchical, rules-based, general property visualization and editing method and system Grant 7,367,006 - O'Riordan , et al. April 29, 2	2008-04-29
Method for debugging of analog and mixed-signal behavioral models during simulation Grant 7,085,700 - O'Riordan , et al. August 1, 2	2006-08-01
Method for debugging of analog and mixed-signal behavioral models during simulation App 20030018459 - O' Riordan, Donald J. ; et al.	2003-01-23
System and method for simulating circuits using inline subcircuits Grant 6,381,563 - O'Riordan , et al. April 30, 2	2002-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.