loadpatents
name:-0.006242036819458
name:-0.0077459812164307
name:-0.0077459812164307
Nozawa; Kei Patent Filings

Nozawa; Kei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nozawa; Kei.The latest application filed is for "three-dimensional memory device containing through-array contact via structures between dielectric barrier walls and methods of making the same".

Company Profile
8.5.5
  • Nozawa; Kei - Yokkaichi JP
  • Nozawa; Kei - Nagoya JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same
Grant 10,971,514 - Otsu , et al. April 6, 2
2021-04-06
Multi-tier three-dimensional memory device with dielectric support pillars and methods for making the same
Grant 10,957,706 - Otsu , et al. March 23, 2
2021-03-23
Three-dimensional memory device containing through-array contact via structures between dielectric barrier walls and methods of making the same
Grant 10,879,264 - Otsu , et al. December 29, 2
2020-12-29
Three-dimensional Memory Device Containing Through-array Contact Via Structures Between Dielectric Barrier Walls And Methods Of Making The Same
App 20200402905 - OTSU; Yoshitaka ;   et al.
2020-12-24
Three-dimensional Memory Device Containing Through-array Contact Via Structures Between Dielectric Barrier Walls And Methods Of Making The Same
App 20200402992 - OTSU; Yoshitaka ;   et al.
2020-12-24
Three-dimensional memory device containing through-array contact via structures between dielectric barrier walls and methods of making the same
Grant 10,872,857 - Otsu , et al. December 22, 2
2020-12-22
Multi-tier Three-dimensional Memory Device With Dielectric Support Pillars And Methods For Making The Same
App 20200127005 - OTSU; Yoshitaka ;   et al.
2020-04-23
Multi-tier Three-dimensional Memory Device With Dielectric Support Pillars And Methods For Making The Same
App 20200127006 - OTSU; Yoshitaka ;   et al.
2020-04-23
Methods for making a trim-rate tolerant self-aligned contact via structure array
Grant 9,397,115 - Nozawa July 19, 2
2016-07-19
Methods For Making A Trim-rate Tolerant Self-aligned Contact Via Structure Array
App 20160190154 - NOZAWA; Kei
2016-06-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed