loadpatents
name:-0.020815849304199
name:-0.01454496383667
name:-0.0042991638183594
Norden; Erik K. Patent Filings

Norden; Erik K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Norden; Erik K..The latest application filed is for "performing multiply and accumulate operations in neural network processor".

Company Profile
5.14.21
  • Norden; Erik K. - San Jose CA
  • Norden; Erik K. - Munich DE
  • NORDEN; Erik K. - Munchen DE
  • Norden; Erik K. - Unterhaching DE
  • Norden; Erik K. - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Computation engine with upsize/interleave and downsize/deinterleave options
Grant 10,970,078 - Bainville , et al. April 6, 2
2021-04-06
Variable register and immediate field encoding in an instruction set architecture
Grant 10,776,114 - Norden Sept
2020-09-15
Scalable Neural Network Processing Engine
App 20190340491 - Norden; Erik K. ;   et al.
2019-11-07
Systems And Methods For Task Switching In Neural Network Processor
App 20190340014 - Fishel; Liran ;   et al.
2019-11-07
Systems And Methods For Assigning Tasks In A Neural Network Processor
App 20190340490 - Fishel; Liran ;   et al.
2019-11-07
Performing Multiply And Accumulate Operations In Neural Network Processor
App 20190340486 - Mills; Christopher L. ;   et al.
2019-11-07
Computation Engine with Upsize/Interleave and Downsize/Deinterleave Options
App 20190310854 - Bainville; Eric ;   et al.
2019-10-10
Variable Register And Immediate Field Encoding In An Instruction Set Architecture
App 20180173531 - Norden; Erik K.
2018-06-21
Variable register and immediate field encoding in an instruction set architecture
Grant 9,928,065 - Norden March 27, 2
2018-03-27
Variable Register And Immediate Field Encoding In An Instruction Set Architecture
App 20160147535 - Norden; Erik K.
2016-05-26
Variable register and immediate field encoding in an instruction set architecture
Grant 9,274,796 - Norden March 1, 2
2016-03-01
System and method for Automatic Hardware Interrupt Handling
App 20130159578 - NORDEN; Erik K. ;   et al.
2013-06-20
System and method for automatic hardware interrupt handling
Grant 8,392,644 - Norden , et al. March 5, 2
2013-03-05
System and Method for Automatic Hardware Interrupt Handling
App 20120030392 - Norden; Erik K. ;   et al.
2012-02-02
Microprocessor with Compact Instruction Set Architecture
App 20100312991 - NORDEN; Erik K. ;   et al.
2010-12-09
Variable Register And Immediate Field Encoding In An Instruction Set Architecture
App 20100287359 - Norden; Erik K.
2010-11-11
Interrupt and trap handling in an embedded multi-thread processor to avoid priority inversion and maintain real-time operation
Grant 7,774,585 - Ober , et al. August 10, 2
2010-08-10
Microprocessor with Compact Instruction Set Architecture
App 20090282220 - Norden; Erik K.
2009-11-12
Program tracing in a multithreaded processor
Grant 7,360,203 - Ober , et al. April 15, 2
2008-04-15
Fast unaligned memory access system and method
Grant 7,296,134 - Oberlaender , et al. November 13, 2
2007-11-13
Thread ID in a multithreaded processor
Grant 7,263,599 - Norden , et al. August 28, 2
2007-08-28
Variable length instruction pipeline
Grant 7,260,707 - Norden , et al. August 21, 2
2007-08-21
Controlling out of order execution pipelines using pipeline skew parameters
App 20060259742 - Norden; Erik K. ;   et al.
2006-11-16
Multi-threaded embedded processor using deterministic instruction memory to guarantee execution of pre-selected threads during blocking events
Grant 7,062,606 - Ober , et al. June 13, 2
2006-06-13
Thread selection unit and method to fairly allocate processor cycles in a block multithreaded processor
App 20050198475 - Arnold, Roger D. ;   et al.
2005-09-08
Program tracing in a multithreaded processor
App 20050177819 - Ober, Robert E. ;   et al.
2005-08-11
Fast unaligned memory access system and method
App 20050177699 - Oberlaender, Klaus J. ;   et al.
2005-08-11
Variable length instruction pipeline
App 20050149699 - Norden, Erik K. ;   et al.
2005-07-07
Interrupt and trap handling in an embedded multi-thread processor to avoid priority inversion and maintain real-time operation
App 20050102458 - Ober, Robert E. ;   et al.
2005-05-12
Variable length instruction pipeline
Grant 6,859,873 - Norden , et al. February 22, 2
2005-02-22
Multi-threaded embedded processor using deterministic instruction memory to guarantee execution of pre-selected threads during blocking events
App 20040088488 - Ober, Robert E. ;   et al.
2004-05-06
Variable length instruction pipeline
App 20020199085 - Norden, Erik K. ;   et al.
2002-12-26
Store buffer pipeline
App 20020188817 - Norden, Erik K. ;   et al.
2002-12-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed