Noguchi; Hideo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Noguchi; Hideo.The latest application filed is for "investigation assist system and investigation assist method".

Company Profile

2.11.7

Noguchi; Hideo - Fukuoka JP
Noguchi; Hideo - Chuo JP
Noguchi; Hideo - Nishinomiya JP
NOGUCHI; Hideo - Nishinomiya-shi JP
Noguchi; Hideo - Tokyo JP
Noguchi; Hideo - Kobe JP
Noguchi; Hideo - Yokohama JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Investigation assist system and investigation assist method Grant 11,417,103 - Mori , et al. August 16, 2	2022-08-16
Alignment apparatus of container Grant 11,091,356 - Noguchi August 17, 2	2021-08-17
Investigation Assist System And Investigation Assist Method App 20210064885 - MORI; Yuichiro ; et al.	2021-03-04
Monitoring system, monitoring camera, and management device Grant 10,839,197 - Sotodate , et al. November 17, 2	2020-11-17
Alignment Apparatus Of Container App 20190367337 - NOGUCHI; Hideo	2019-12-05
Monitoring System, Monitoring Camera, And Management Device App 20190340417 - Sotodate; Hiromichi ; et al.	2019-11-07
Monitoring system, monitoring camera, and management device Grant 10,438,049 - Sotodate , et al. O	2019-10-08
Signature Generation System, Signature Generation Apparatus, And Signature Generation Method App 20180176503 - KOGATA; Katsunori ; et al.	2018-06-21
Monitoring System, Monitoring Camera, And Management Device App 20180018504 - Sotodate; Hiromichi ; et al.	2018-01-18
Abnormality detecting device Grant 8,159,343 - Noguchi April 17, 2	2012-04-17
Video Camera App 20110001831 - NOGUCHI; Hideo	2011-01-06
Abnormality Detecting Device App 20100052904 - Noguchi; Hideo	2010-03-04
3D object graphics display device, 3D object graphics display method, and manipulator for 3D object graphics display Grant 5,818,420 - Mitsumine , et al. October 6, 1	1998-10-06
Electric power system simulator Grant 5,317,525 - Taoka , et al. May 31, 1	1994-05-31
Method of manufacturing a memory FET with shorted source and drain region Grant 4,608,748 - Noguchi , et al. September 2, 1	1986-09-02
Method of making a semiconductor read only memory Grant 4,565,712 - Noguchi , et al. January 21, 1	1986-01-21
Semiconductor integrated circuit devices with protective means against overvoltages Grant 4,509,067 - Minami , et al. April 2, 1	1985-04-02
Semiconductor read only memory and method of making the same Grant 4,476,478 - Noguchi , et al. October 9, 1	1984-10-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.