loadpatents
name:-0.15422081947327
name:-0.73913407325745
name:-0.56072998046875
Nimran; Vajeed Patent Filings

Nimran; Vajeed

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nimran; Vajeed.The latest application filed is for "time gain compensation circuit in an ultrasound receiver".

Company Profile
5.7.10
  • Nimran; Vajeed - Bangalore IN
  • Nimran; Vajeed - Bengaluru IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Time Gain Compensation Circuit In An Ultrasound Receiver
App 20210211102 - Nimran; Vajeed ;   et al.
2021-07-08
Time gain compensation circuit in an ultrasound receiver
Grant 10,985,708 - Nimran , et al. April 20, 2
2021-04-20
Configurable pulser circuit operable across a range of supply voltages
Grant 10,583,461 - Miriyala , et al.
2020-03-10
Passive beamformer
Grant 10,573,292 - Pattipaka , et al. Feb
2020-02-25
Method and apparatus to reduce noise in CT data acquisition systems
Grant 10,367,479 - Sharma , et al. July 30, 2
2019-07-30
Configurable Pulser Circuit Operable Across A Range Of Supply Voltages
App 20190009301 - MIRIYALA; Aravind ;   et al.
2019-01-10
Method and Apparatus to Reduce Noise in CT Data Acquisition Systems
App 20180269856 - Sharma; Rahul ;   et al.
2018-09-20
Time Gain Compensation Circuit In An Ultrasound Receiver
App 20180262169 - Nimran; Vajeed ;   et al.
2018-09-13
Passive Beamformer
App 20180137853 - PATTIPAKA; Ravikumar ;   et al.
2018-05-17
Ultrasonic receiver front-end
Grant 9,240,814 - Wala , et al. January 19, 2
2016-01-19
Time Gain Compensation Circuit In An Ultrasound Receiver
App 20150280662 - Nimran; Vajeed ;   et al.
2015-10-01
Method And Apparatus To Reduce Noise In Ct Data Acquisition Systems
App 20150256151 - Sharma; Rahul ;   et al.
2015-09-10
Ultrasonic Receiver Front-end
App 20130258812 - Wala; Shabbir Amjhera ;   et al.
2013-10-03
Dual integrator circuit for analog front end (AFE)
Grant 7,911,256 - Venkataraman , et al. March 22, 2
2011-03-22
Dual Integrator Circuit For Analog Front End (afe)
App 20100052741 - VENKATARAMAN; Jagannathan ;   et al.
2010-03-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed