Nijhawan; Vijay B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nijhawan; Vijay B..The latest application filed is for "method and apparatus for predictive failure handling of interleaved dual in-line memory modules".

Company Profile

6.15.13

Nijhawan; Vijay B. - Austin TX
Nijhawan; Vijay B. - Bellevue WA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for predictive failure handling of interleaved dual in-line memory modules Grant 11,210,153 - Nijhawan , et al. December 28, 2	2021-12-28
Single-root input/output virtualization-based storage solution for software defined storage Grant 11,100,033 - Nelogal , et al. August 24, 2	2021-08-24
Automated intra-system persistent memory updates Grant 10,936,299 - Butcher , et al. March 2, 2	2021-03-02
Method and Apparatus for Predictive Failure Handling of Interleaved Dual In-Line Memory Modules App 20200319950 - Nijhawan; Vijay B. ; et al.	2020-10-08
Method and apparatus for predictive failure handling of interleaved dual in-line memory modules Grant 10,783,025 - Nijhawan , et al. Sept	2020-09-22
System and method to control memory failure handling on double-data rate dual in-line memory modules Grant 10,761,919 - Franco , et al. Sep	2020-09-01
Method and Apparatus for Predictive Failure Handling of Interleaved Dual In-Line Memory Modules App 20200117533 - Nijhawan; Vijay B. ; et al.	2020-04-16
System and Method to Control Memory Failure Handling on Double-Data Rate Dual In-Line Memory Modules App 20190266036 - Franco; Rene ; et al.	2019-08-29
Automated Intra-system Persistent Memory Updates App 20180314511 - BUTCHER; WADE A. ; et al.	2018-11-01
Systems and methods for secure multi-access of system firmware during pre-boot Grant 10,055,357 - Vidyadhara , et al. August 21, 2	2018-08-21
Methods and systems for managing performance and power utilization of a processor employing a fully-multithreaded load threshold Grant 9,760,153 - Nijhawan , et al. September 12, 2	2017-09-12
Systems And Methods For Secure Multi-Access Of System Firmware During Pre-Boot App 20170255567 - Vidyadhara; Sumanth ; et al.	2017-09-07
Methods And Systems For Managing Performance And Power Utilization Of A Processor Employing A Fully-multithreaded Load Threshold App 20160062446 - NIJHAWAN; VIJAY B. ; et al.	2016-03-03
Methods and systems for managing performance and power utilization of a processor employing a fully-multithreaded load threshold Grant 9,207,745 - Nijhawan , et al. December 8, 2	2015-12-08
Systems and methods for user configuration of device names Grant 9,195,580 - Cantwell , et al. November 24, 2	2015-11-24
Methods And Systems For Managing Performance And Power Utilization Of A Processor Employing A Fully-multithreaded Load Threshold App 20140337644 - NIJHAWAN; VIJAY B. ; et al.	2014-11-13
System for retaining power management settings across sleep states Grant 7,716,504 - Nijhawan , et al. May 11, 2	2010-05-11
System and method for enumerating multi-level processor-memory affinities for non-uniform memory access systems Grant 7,577,813 - Nijhawan , et al. August 18, 2	2009-08-18
System and method for allocating memory to input-output devices in a multiprocessor computer system Grant 7,500,067 - Rangarajan , et al. March 3, 2	2009-03-03
Optimized memory allocator for a multiprocessor computer system App 20070233967 - Rangarajan; Madhusudhan ; et al.	2007-10-04
Modifying node descriptors to reflect memory migration in an information handling system with non-uniform memory access App 20070214333 - Nijhawan; Vijay B. ; et al.	2007-09-13
System and method for enumerating multi-level processor-memory affinities for non-uniform memory access systems App 20070083728 - Nijhawan; Vijay B. ; et al.	2007-04-12
Extended upper memory block memory manager Grant 6,697,920 - Nijhawan , et al. February 24, 2	2004-02-24
Extended upper memory block memory manager App 20030149828 - Nijhawan, Vijay B. ; et al.	2003-08-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.