loadpatents
name:-0.011803150177002
name:-0.0043699741363525
name:-0.015959024429321
Nidhi; Nidhi Patent Filings

Nidhi; Nidhi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nidhi; Nidhi.The latest application filed is for "semiconductor device having metal interconnects with different thicknesses".

Company Profile
31.12.44
  • Nidhi; Nidhi - Hillsboro OR
  • Nidhi; Nidhi - Hlllsboro OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Transmission line structures for III-N devices
Grant 11,450,617 - Then , et al. September 20, 2
2022-09-20
Gate-all-around integrated circuit structures having dual nanoribbon channel structures
Grant 11,437,483 - Trivedi , et al. September 6, 2
2022-09-06
III-N tunnel device architectures and high frequency mixers employing a III-N tunnel device
Grant 11,387,328 - Ramaswamy , et al. July 12, 2
2022-07-12
Semiconductor Device Having Metal Interconnects With Different Thicknesses
App 20220157729 - Phoa; Kinyip ;   et al.
2022-05-19
Iii-n Transistors With Integrated Linearization Devices
App 20220068910 - Then; Han Wui ;   et al.
2022-03-03
Semiconductor device having metal interconnects with different thicknesses
Grant 11,264,329 - Phoa , et al. March 1, 2
2022-03-01
Gate-all-around Integrated Circuit Structures Having Dual Nanoribbon Channel Structures
App 20210280683 - TRIVEDI; Tanuj ;   et al.
2021-09-09
Strain Based Performance Enhancement Using Selective Metal Oxidation Inside Gate
App 20210193844 - RAMASWAMY; Rahul ;   et al.
2021-06-24
Nanoribbon Thick Gate Device With Hybrid Dielectric Tuning For High Breakdown And Vt Modulation
App 20210183857 - HAFEZ; Walid M. ;   et al.
2021-06-17
Single Gated 3d Nanowire Inverter For High Density Thick Gate Soc Applications
App 20210184000 - RAMASWAMY; Rahul ;   et al.
2021-06-17
High Voltage Extended-drain Mos (edmos) Nanowire Transistors
App 20210184032 - NIDHI; Nidhi ;   et al.
2021-06-17
High Voltage Ultra-low Power Thick Gate Nanoribbon Transistors For Soc Applications
App 20210184045 - RAMASWAMY; Rahul ;   et al.
2021-06-17
Nanoribbon Thick Gate Devices With Differential Ribbon Spacing And Width For Soc Applications
App 20210184001 - TRIVEDI; Tanuj ;   et al.
2021-06-17
Co-integrated High Performance Nanoribbon Transistors With High Voltage Thick Gate Finfet Devices
App 20210184051 - TRIVEDI; Tanuj ;   et al.
2021-06-17
Esd Diode Solution For Nanoribbon Architectures
App 20210183850 - NIDHI; Nidhi ;   et al.
2021-06-17
Resistor between gates in self-aligned gate edge architecture
Grant 10,964,690 - Olac-Vaw , et al. March 30, 2
2021-03-30
Semiconductor Device Having Metal Interconnects With Different Thicknesses
App 20210074642 - Phoa; Kinyip ;   et al.
2021-03-11
Metal-oxide-polysilicon tunable resistor for flexible circuit design and method of fabricating same
Grant 10,903,372 - Phoa , et al. January 26, 2
2021-01-26
Co-integration Of Extended-drain And Self-aligned Iii-n Transistors On A Single Die
App 20200395358 - Radosavljevic; Marko ;   et al.
2020-12-17
Iii-n Transistor Arrangements For Reducing Nonlinearity Of Off-state Capacitance
App 20200373421 - Nidhi; Nidhi ;   et al.
2020-11-26
Enhancement-depletion Cascode Arrangements For Enhancement Mode Iii-n Transistors
App 20200373297 - Nidhi; Nidhi ;   et al.
2020-11-26
Schemes For Reducing Off-state Capacitance In Iii-n Transistor Arrangements
App 20200335592 - Ramaswamy; Rahul ;   et al.
2020-10-22
Integration of Si-based transistors with non-Si technologies by semiconductor regrowth over an insulator material
App 20200335526 - Nidhi; Nidhi ;   et al.
2020-10-22
Charge-induced Threshold Voltage Tuning In Iii-n Transistors
App 20200335590 - Nidhi; Nidhi ;   et al.
2020-10-22
Iii-n Transistors Integrated With Thin-film Transistors Having Graded Dopant Concentrations And/or Composite Gate Dielectrics
App 20200312961 - Then; Han Wui ;   et al.
2020-10-01
Integration Of Passive Components In Iii-n Devices
App 20200303371 - Nidhi; Nidhi ;   et al.
2020-09-24
III-N transistors with local stressors for threshold voltage control
App 20200295172 - Dasgupta; Sansaptak ;   et al.
2020-09-17
Transmission line structures for III-N devices
App 20200294932 - Then; Han Wui ;   et al.
2020-09-17
Planar Transistors With Wrap-around Gates And Wrap-around Source And Drain Contacts
App 20200279932 - Nidhi; Nidhi ;   et al.
2020-09-03
Integration Of Iii-n Transistors And Non-iii-n Transistors By Semiconductor Regrowth
App 20200273860 - Dasgupta; Sansaptak ;   et al.
2020-08-27
Transistors With Backside Field Plate Structures
App 20200266291 - Rode; Johann Christian ;   et al.
2020-08-20
Integration Of Iii-n Transistors And Polysilicon Resistors
App 20200227407 - Radosavljevic; Marko ;   et al.
2020-07-16
Transistors With Ion- Or Fixed Charge-based Field Plate Structures
App 20200219986 - Then; Han Wui ;   et al.
2020-07-09
Maskless Process For Fabricating Gate Structures And Schottky Diodes
App 20200219772 - RAMASWAMY; RAHUL ;   et al.
2020-07-09
Superlattice Finfet With Tunable Drive Current Capability
App 20200203484 - NIDHI; Nidhi ;   et al.
2020-06-25
Antenna Gate Field Plate On 2deg Planar Fet
App 20200194578 - RAMASWAMY; Rahul ;   et al.
2020-06-18
E-d Mode 2deg Fet With Gate Spacer To Locally Tune Vt And Improve Breakdown
App 20200194575 - RAMASWAMY; Rahul ;   et al.
2020-06-18
Metal-oxide-polysilicon Tunable Resistor For Flexible Circuit Design And Method Of Fabricating Same
App 20200194599 - PHOA; Kinyip ;   et al.
2020-06-18
Cap Layer On A Polarization Layer To Preserve Channel Sheet Resistance
App 20200194552 - DASGUPTA; Sansaptak ;   et al.
2020-06-18
Transistor Gate Structure With Hybrid Stacks Of Dielectric Material
App 20200176582 - Rode; Johann C. ;   et al.
2020-06-04
Iii-n Tunnel Device Architectures & High Frequency Mixers Employing A Iii-n Tunnel Device
App 20200105881 - Ramaswamy; Rahul ;   et al.
2020-04-02
Resistor Between Gates In Self-aligned Gate Edge Architecture
App 20200043914 - OLAC-VAW; ROMAN W. ;   et al.
2020-02-06
Vertical transistor using a through silicon via gate
Grant 10,505,034 - Yang , et al. Dec
2019-12-10
Monolithic integration of high voltage transistors and low voltage non-planar transistors
Grant 10,312,367 - Phoa , et al.
2019-06-04
On-chip through-body-via capacitors and techniques for forming same
Grant 10,229,866 - Chen , et al.
2019-03-12
Harvesting Energy In An Integrated Circuit Using The Seebeck Effect
App 20190051806 - Phoa; Kinyip ;   et al.
2019-02-14
Through silicon via based photovoltaic cell
Grant 10,158,034 - Phoa , et al. Dec
2018-12-18
On-chip Through-body-via Capacitors And Techniques For Forming Same
App 20180151474 - CHEN; YI WEI ;   et al.
2018-05-31
Vertical Transistor Using A Through Silicon Via Gate
App 20180130902 - YANG; Xiaodong ;   et al.
2018-05-10
Multi-gate transistor with variably sized fin
Grant 9,947,585 - Nidhi , et al. April 17, 2
2018-04-17
Extended-drain structures for high voltage field effect transistors
Grant 9,911,815 - Nidhi , et al. March 6, 2
2018-03-06
Through Silicon Via Based Photovoltaic Cell
App 20170155004 - PHOA; KINYIP ;   et al.
2017-06-01
Multi-gate Transistor With Variably Sized Fin
App 20170103923 - NIDHI; NIDHI ;   et al.
2017-04-13
Extended-drain Structures For High Voltage Field Effect Transistors
App 20170092726 - Nidhi; Nidhi ;   et al.
2017-03-30
Monolithic Integration Of High Voltage Transistors & Low Voltage Non-planar Transistors
App 20170025533 - Phoa; Kinyip ;   et al.
2017-01-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed