Nguyen; Vietha

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nguyen; Vietha.The latest application filed is for "methods of forming micropatterns and substrate processing apparatus".

Company Profile

6.9.9

Nguyen; Vietha - Yongin-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of forming micropatterns and substrate processing apparatus Grant 10,916,437 - Jang , et al. February 9, 2	2021-02-09
Methods of Forming Micropatterns and Substrate Processing Apparatus App 20190198342 - JANG; SANG-SHIN ; et al.	2019-06-27
Semiconductor devices and methods of manufacturing the same Grant 10,304,734 - You , et al.	2019-05-28
Method of manufacturing semiconductor device using a plurality of etch stop layers Grant 10,192,782 - Lee , et al. Ja	2019-01-29
Planarized interlayer dielectric with air gap isolation Grant 10,186,485 - Nguyen , et al. Ja	2019-01-22
Semiconductor Devices And Methods Of Manufacturing The Same App 20180330987 - YOU; WOO KYUNG ; et al.	2018-11-15
Semiconductor device including air-gap Grant 10,090,381 - Baek , et al. October 2, 2	2018-10-02
Semiconductor devices and methods of manufacturing the same Grant 10,062,609 - You , et al. August 28, 2	2018-08-28
Planarized Interlayer Dielectric With Air Gap Isolation App 20180174977 - Nguyen; VietHa ; et al.	2018-06-21
Semiconductor devices Grant 9,972,528 - Nguyen , et al. May 15, 2	2018-05-15
Planarized interlayer dielectric with air gap isolation Grant 9,929,099 - Nguyen , et al. March 27, 2	2018-03-27
Semiconductor Device Including Air-gap App 20180083099 - BAEK; JONGMIN ; et al.	2018-03-22
Semiconductor Devices And Methods Of Manufacturing The Same App 20180033691 - You; Woo Kyung ; et al.	2018-02-01
Semiconductor Devices App 20170178949 - Nguyen; VietHa ; et al.	2017-06-22
Planarized Interlayer Dielectric With Air Gap Isolation App 20170170184 - Nguyen; VietHa ; et al.	2017-06-15
Method Of Manufacturing Semiconductor Device Using A Plurality Of Etch Stop Layers App 20160133512 - LEE; Woojin ; et al.	2016-05-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.