Nguyen; Le T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nguyen; Le T..The latest application filed is for "efficient context saving and restoring in a multi-tasking computing system environment".

Company Profile

0.12.0

Nguyen; Le T. - Monte Sereno CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Efficient context saving and restoring in a multi-tasking computing system environment Grant 6,061,711 - Song , et al. May 9, 2	2000-05-09
Parallel multiplier that supports multiple numbers with different bit lengths Grant 5,943,250 - Kim , et al. August 24, 1	1999-08-24
Cache control unit with a cache request transaction-oriented protocol Grant 5,860,158 - Pai , et al. January 12, 1	1999-01-12
Integrated structure layout and layout of interconnections for an integrated circuit chip Grant 5,566,385 - Iadonato , et al. October 15, 1	1996-10-15
Computer system including a page printer controller including a single chip supercalar microprocessor with graphical functional units Grant 5,564,117 - Lentz , et al. October 8, 1	1996-10-08
RISC microprocessor architecture implementing multiple typed register sets Grant 5,560,035 - Garg , et al. September 24, 1	1996-09-24
Method for translating non-native instructions to native instructions and combining them into a final bucket for processing on a host processor Grant 5,546,552 - Coon , et al. August 13, 1	1996-08-13
High-performance, superscalar-based computer system with out-of-order instruction execution Grant 5,539,911 - Nguyen , et al. July 23, 1	1996-07-23
Superscalar risc instruction scheduling Grant 5,497,499 - Garg , et al. March 5, 1	1996-03-05
RISC microprocessor architecture implementing multiple typed register sets Grant 5,493,687 - Garg , et al. February 20, 1	1996-02-20
RISC microprocessor architecture implementing fast trap and exception state Grant 5,481,685 - Nguyen , et al. January 2, 1	1996-01-02
RISC microprocessor architecture implementing fast trap and exception state Grant 5,448,705 - Nguyen , et al. September 5, 1	1995-09-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.