Nguyen; Bai

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nguyen; Bai.The latest application filed is for "methods for configuring fpga ' s having viriable grain components for providing time-shared access to interconnect resources".

Company Profile

0.24.2

Nguyen; Bai - Union City CA
Nguyen; Bai - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Programmable logic device with a multi-data rate SDRAM interface Grant 7,787,326 - Sharpe-Geisler , et al. August 31, 2	2010-08-31
Programmable logic device with power-saving architecture Grant 7,558,143 - Law , et al. July 7, 2	2009-07-07
Programmable logic devices with distributed memory Grant 7,459,935 - Agrawal , et al. December 2, 2	2008-12-02
Input/output systems and methods Grant 7,411,419 - Truong , et al. August 12, 2	2008-08-12
Programmable logic device with power-saving architecture Grant 7,376,037 - Law , et al. May 20, 2	2008-05-20
Programmable logic devices with distributed memory and non-volatile memory Grant 7,355,441 - Agrawal , et al. April 8, 2	2008-04-08
Programmable logic device with a double data rate SDRAM interface Grant 7,342,838 - Sharpe-Geisler , et al. March 11, 2	2008-03-11
FPGA integrated circuit having embedded sram memory blocks with registered address and data input sections Grant RE39,510 - Agrawal , et al. March 13, 2	2007-03-13
Scalable serializer-deserializer architecture and programmable interface Grant 7,098,685 - Agrawal , et al. August 29, 2	2006-08-29
I/O buffer architecture for programmable devices Grant 7,061,269 - Agrawal , et al. June 13, 2	2006-06-13
Field programmable gate array having embedded memory with configurable depth and width Grant 6,919,736 - Agrawal , et al. July 19, 2	2005-07-19
Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources Grant 6,590,415 - Agrawal , et al. July 8, 2	2003-07-08
Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources Grant 6,526,558 - Agrawal , et al. February 25, 2	2003-02-25
Methods for configuring FPGA ' S having viriable grain components for providing time-shared access to interconnect resources App 20020196809 - Agrawal, Om P. ; et al.	2002-12-26
Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources App 20010056570 - Agrawal, Om P. ; et al.	2001-12-27
Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources Grant 6,249,144 - Agrawal , et al. June 19, 2	2001-06-19
FPGA device and method that includes a variable grain function architecture for implementing configuration logic blocks and a complimentary variable length interconnect architecture for providing configurable routing between configuration logic blocks Grant 6,216,257 - Agrawal , et al. April 10, 2	2001-04-10
FPGA integrated circuit having embedded SRAM memory blocks with registered address and data input sections Grant 6,211,695 - Agrawal , et al. April 3, 2	2001-04-03
FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals Grant 6,181,163 - Agrawal , et al. January 30, 2	2001-01-30
Efficient interconnect network for use in FPGA device having variable grain architecture Grant 6,163,168 - Nguyen , et al. December 19, 2	2000-12-19
Tileable and compact layout for super variable grain blocks within FPGA device Grant 6,154,051 - Nguyen , et al. November 28, 2	2000-11-28
Dual port SRAM memory for run time use in FPGA integrated circuits Grant 6,127,843 - Agrawal , et al. October 3, 2	2000-10-03
Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources Grant 6,124,730 - Agrawal , et al. September 26, 2	2000-09-26
Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources Grant 6,100,715 - Agrawal , et al. August 8, 2	2000-08-08
FPGA integrated circuit having embedded sram memory blocks each with statically and dynamically controllable read mode Grant 6,081,473 - Agrawal , et al. June 27, 2	2000-06-27
Programmable input/output block (IOB) in FPGA integrated circuits Grant 6,034,544 - Agrawal , et al. March 7, 2	2000-03-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.