loadpatents
name:-0.022082090377808
name:-0.031802892684937
name:-0.00055789947509766
Ngai; Tony Patent Filings

Ngai; Tony

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ngai; Tony.The latest application filed is for "fast fpga interconnect stitching for wire highways".

Company Profile
0.30.17
  • Ngai; Tony - Toronto CA
  • Ngai; Tony - Saratoga CA
  • Ngai; Tony - Campbell CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Fast Fpga Interconnect Stitching For Wire Highways
App 20220247412 - Gort; Marcel ;   et al.
2022-08-04
Integrated circuit package with inter-die thermal spreader layers
Grant 9,966,362 - Ngai , et al. May 8, 2
2018-05-08
Apparatus for flexible electronic interfaces and associated methods
Grant 9,647,668 - Ngai May 9, 2
2017-05-09
First-in-first-out memory with dual memory banks
Grant 9,501,407 - Hu , et al. November 22, 2
2016-11-22
Adjustable drive strength input-output buffer circuitry
Grant 9,099,999 - Wang , et al. August 4, 2
2015-08-04
Integrated circuit package with distributed clock network
Grant 9,030,253 - Ngai May 12, 2
2015-05-12
Integrated circuit package with inter-die thermal spreader layers
Grant 8,941,233 - Ngai , et al. January 27, 2
2015-01-27
Placement, rebuffering and routing structure for PLD interface
Grant 8,901,961 - Ngai , et al. December 2, 2
2014-12-02
Interface circuitry for an integrated circuit system
Grant 8,760,328 - Koay , et al. June 24, 2
2014-06-24
Apparatus For Flexible Electronic Interfaces And Associated Methods
App 20130181257 - Ngai; Tony
2013-07-18
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 7,839,167 - Ngai , et al. November 23, 2
2010-11-23
Interconnection And Input/output Resources For Programmable Logic Integrated Circuit Devices
App 20090289660 - Ngai; Tony ;   et al.
2009-11-26
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 7,492,188 - Ngai , et al. February 17, 2
2009-02-17
Interconnection and input/output resources for programmable logic integrated circuit devices
App 20080074143 - Ngai; Tony ;   et al.
2008-03-27
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 7,317,332 - Ngai , et al. January 8, 2
2008-01-08
Interconnection resources for programmable logic integrated circuit devices
Grant 7,262,635 - Schleicher , et al. August 28, 2
2007-08-28
Interconnection resources for programmable logic integrated circuit devices
App 20070080710 - Schleicher; James ;   et al.
2007-04-12
Interconnection and input/output resources for programmable logic integrated circuit devices
App 20070030029 - Ngai; Tony ;   et al.
2007-02-08
Interconnection resources for programmable logic integrated circuit devices
Grant 7,123,052 - Schleicher , et al. October 17, 2
2006-10-17
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 6,989,689 - Ngai , et al. January 24, 2
2006-01-24
Interconnection resources for programmable logic integrated circuit devices
App 20050218930 - Schleicher, James ;   et al.
2005-10-06
Interconnection resources for programmable logic integrated circuit devices
Grant 6,897,680 - Schleicher , et al. May 24, 2
2005-05-24
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 6,894,533 - Ngai , et al. May 17, 2
2005-05-17
Interconnection and input/output resources for programmable logic integrated circuit devices
App 20040251930 - Ngai, Tony ;   et al.
2004-12-16
Interconnection resources for programmable logic integrated circuit devices
App 20040222818 - Schleicher, James ;   et al.
2004-11-11
Interconnection resources for programmable logic integrated circuit devices
Grant 6,727,727 - Schleicher , et al. April 27, 2
2004-04-27
Driver circuitry for programmable logic devices
Grant 6,690,195 - Ngai , et al. February 10, 2
2004-02-10
Interconnection and input/output resources for programmable logic integrated circuit devices
App 20030210073 - Ngai, Tony ;   et al.
2003-11-13
Interconnection and input/output resources for programable logic integrated circuit devices
Grant 6,614,261 - Ngai , et al. September 2, 2
2003-09-02
Interconnection resources for programmable logic integrated circuit devices
App 20030071654 - Schleicher, James ;   et al.
2003-04-17
Driver circuitry for programmable logic devices
Grant 6,480,027 - Ngai , et al. November 12, 2
2002-11-12
Embedded memory blocks for programmable logic
App 20020153922 - Ngai, Tony ;   et al.
2002-10-24
Memory circuitry for programmable logic integrated circuit devices
App 20020126562 - Ngai, Tony ;   et al.
2002-09-12
Interconnection and input/output resources for programmable logic integrated circuit devices
Grant 6,407,576 - Ngai , et al. June 18, 2
2002-06-18
Interconnection and input/output resources for programable logic integrated circuit devices
App 20020057103 - Ngai, Tony ;   et al.
2002-05-16
Interconnection resources for programmable logic integrated circuit devices
App 20020041192 - Schleicher, James ;   et al.
2002-04-11
Programmable logic device with carry look-ahead
Grant 6,359,468 - Park , et al. March 19, 2
2002-03-19
Programmable logic device configured to accommodate multiplication
Grant 6,323,680 - Pedersen , et al. November 27, 2
2001-11-27
High-performance interconnect
App 20010010471 - Ngai, Tony ;   et al.
2001-08-02
High-performance interconnect
Grant 6,239,615 - Ngai , et al. May 29, 2
2001-05-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed