Ng; Bee Yee

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ng; Bee Yee.The latest application filed is for "fabric memory network-on-chip extension to alm registers and lutram".

Company Profile

5.12.12

Ng; Bee Yee - Bayan Lepas CA MY
Ng; Bee Yee - Penang MY
Ng; Bee Yee - Temerloh MY
Ng; Bee Yee - Pahang MY
Ng; Bee Yee - Termerloh MY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fabric Memory Network-On-Chip Extension to ALM Registers and LUTRAM App 20220244867 - Ng; Bee Yee ; et al.	2022-08-04
Circuits And Methods For Configurable Scan Chains App 20220187370 - Ng; Bee Yee ; et al.	2022-06-16
At-speed Burst Sampling For User Registers App 20210326284 - Ng; Bee Yee ; et al.	2021-10-21
Non-destructive Readback And Writeback For Integrated Circuit Device App 20210149601 - Ng; Bee Yee ; et al.	2021-05-20
Power gated lookup table circuitry Grant 10,686,446 - Ng , et al.	2020-06-16
Quick Configurable Universal Register for a Configurable Integrated Circuit Die App 20200135289 - Ng; Bee Yee ; et al.	2020-04-30
Lutram dummy read scheme during error detection and correction Grant 10,191,661 - Ng , et al. Ja	2019-01-29
Circuitry for reducing leakage current in configuration memory Grant 9,972,368 - Ng , et al. May 15, 2	2018-05-15
Circuitry For Reducing Leakage Current In Configuration Memory App 20180096714 - Ng; Bee Yee ; et al.	2018-04-05
Power Gated Lookup Table Circuitry App 20170294914 - Ng; Bee Yee ; et al.	2017-10-12
Power Gated Lookup Table Circuitry App 20170201256 - Ng; Bee Yee ; et al.	2017-07-13
Power gated lookup table circuitry Grant 9,705,504 - Ng , et al. July 11, 2	2017-07-11
Timing signal adjustment for data storage Grant 9,047,934 - Ng , et al. June 2, 2	2015-06-02
Programmable control of mask-programmable integrated circuit devices Grant 8,037,444 - Ang , et al. October 11, 2	2011-10-11
Techniques for reducing clock skew in clock routing networks Grant 7,639,047 - Ang , et al. December 29, 2	2009-12-29
Circuitry for facilitating performance of multiply-accumulate operations in programmable logic devices Grant 7,565,390 - Lui , et al. July 21, 2	2009-07-21
Programmable soft macro memory using gate array base cells Grant 7,305,640 - Phoon , et al. December 4, 2	2007-12-04
LVDS output buffer pre-emphasis methods and apparatus Grant 7,265,587 - Ng , et al. September 4, 2	2007-09-04
Techniques for implementing hardwired decoders in differential input circuits Grant 7,218,141 - Ng , et al. May 15, 2	2007-05-15
Techniques for implementing hardwired decoders in differential input circuits App 20060119386 - Ng; Bee Yee ; et al.	2006-06-08
Mask-programmable logic device with building block architecture Grant 6,988,258 - Tan , et al. January 17, 2	2006-01-17
Mask-programmable logic device with building block architecture App 20040111691 - Tan, Kim Pin ; et al.	2004-06-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.