loadpatents
Patent applications and USPTO patent grants for Ng; Alvan W..The latest application filed is for "soft hierarchy-based physical synthesis for large-scale, high-performance circuits".
Patent | Date |
---|---|
Pin cloning and subway creation on automatically generated design physical hierarchy Grant 10,599,804 - El-Zein , et al. | 2020-03-24 |
Lateral castout (LCO) of victim cache line in data-invalid state Grant 8,949,540 - Guthrie , et al. February 3, 2 | 2015-02-03 |
Soft hierarchy-based physical synthesis for large-scale, high-performance circuits Grant 8,516,412 - Cho , et al. August 20, 2 | 2013-08-20 |
Handling castout cache lines in a victim cache Grant 8,499,124 - Guthrie , et al. July 30, 2 | 2013-07-30 |
Soft Hierarchy-based Physical Synthesis For Large-scale, High-performance Circuits App 20130055176 - Cho; Minsik ;   et al. | 2013-02-28 |
Empirically based dynamic control of acceptance of victim cache lateral castouts Grant 8,327,073 - Guthrie , et al. December 4, 2 | 2012-12-04 |
Lateral cache-to-cache cast-in Grant 8,225,045 - Guthrie , et al. July 17, 2 | 2012-07-17 |
Structure for a livelock resolution circuit Grant 8,171,448 - Johns , et al. May 1, 2 | 2012-05-01 |
Structure for dynamic livelock resolution with variable delay memory access queue Grant 8,131,980 - Hall , et al. March 6, 2 | 2012-03-06 |
Livelock resolution Grant 7,861,022 - Johns , et al. December 28, 2 | 2010-12-28 |
Empirically Based Dynamic Control of Acceptance of Victim Cache Lateral Castouts App 20100262784 - Guthrie; Guy L. ;   et al. | 2010-10-14 |
Lateral Castout (LCO) Of Victim Cache Line In Data-Invalid State App 20100235584 - Guthrie; Guy L. ;   et al. | 2010-09-16 |
Handling Castout Cache Lines In A Victim Cache App 20100235576 - Guthrie; Guy L. ;   et al. | 2010-09-16 |
Cache-To-Cache Cast-In App 20100153647 - Guthrie; Guy L. ;   et al. | 2010-06-17 |
Livelock Resolution App 20090164682 - Johns; Charles R. ;   et al. | 2009-06-25 |
System and method for reducing store latency in symmetrical multiprocessor systems Grant 7,519,780 - DeMent , et al. April 14, 2 | 2009-04-14 |
Livelock resolution method Grant 7,500,035 - Johns , et al. March 3, 2 | 2009-03-03 |
Structure For Dynamic Livelock Resolution With Variable Delay Memory Access Queue App 20080301374 - HALL; RONALD ;   et al. | 2008-12-04 |
Design Structure for a Livelock Resolution Circuit App 20080228974 - Johns; Charles R. ;   et al. | 2008-09-18 |
System and Method for Reducing Store Latency in Symmetrical Multiprocessor Systems App 20080109585 - DeMent; Jonathan J. ;   et al. | 2008-05-08 |
Livelock Resolution Method and Apparatus App 20080071955 - Johns; Charles R. ;   et al. | 2008-03-20 |
Dynamic Livelock Resolution With Variable Delay Memory Access Queue App 20080065873 - Hall; Ronald ;   et al. | 2008-03-13 |
Computer memory apparatus Grant 4,761,730 - Ng , et al. August 2, 1 | 1988-08-02 |
Computer memory apparatus Grant 4,739,473 - Ng , et al. April 19, 1 | 1988-04-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.