Neiman; Valery

Patent Applications and Registrations

Patent applications and USPTO patent grants for Neiman; Valery.The latest application filed is for "integrated circuit, integrated circuit package and method of providing protection against an electrostatic discharge event".

Company Profile

0.14.12

Neiman; Valery - Rishon Lezion IL
Neiman; Valery - Richon-Lezion IL
Neiman; Valery - Reshon Letzion IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated circuit device and method of implementing power gating within an integrated circuit device Grant 9,413,351 - Sofer , et al. August 9, 2	2016-08-09
Integrated circuit, integrated circuit package and method of providing protection against an electrostatic discharge event Grant 9,263,433 - Sofer , et al. February 16, 2	2016-02-16
Integrated Circuit, Integrated Circuit Package And Method Of Providing Protection Against An Electrostatic Discharge Event App 20150270259 - Sofer; Sergey ; et al.	2015-09-24
Integrated circuit device and method of enabling thermal regulation within an integrated circuit device Grant 9,117,787 - Sofer , et al. August 25, 2	2015-08-25
Integrated Circuit Device And Method Of Implementing Power Gating Within An Integrated Circuit Device App 20140097884 - Sofer; Sergey ; et al.	2014-04-10
Integrated Circuit Device And Method Of Enabling Thermal Regulation Within An Integrated Circuit Device App 20140085758 - Sofer; Sergey ; et al.	2014-03-27
Duty cycle corrector and duty cycle correction method Grant 8,552,778 - Sofer , et al. October 8, 2	2013-10-08
Integrated circuit die, an integrated circuit package and a method for connecting an integrated circuit die to an external device Grant 8,531,197 - Fefer , et al. September 10, 2	2013-09-10
Duty Cycle Corrector And Duty Cycle Correction Method App 20120169391 - Sofer; Sergey ; et al.	2012-07-05
Method for supplying an output supply voltage to a power gated circuit and an integrated circuit Grant 8,081,026 - Sofer , et al. December 20, 2	2011-12-20
Method For Supplying An Output Supply Voltage To A Power Gated Circuit And An Integrated Circuit App 20110291740 - Sofer; Sergey ; et al.	2011-12-01
Method and circuit for eFuse protection Grant 8,009,397 - Etherton , et al. August 30, 2	2011-08-30
Device and method for compensating for voltage drops Grant 7,956,594 - Sofer , et al. June 7, 2	2011-06-07
Integrated Circuit Die, An Integrated Circuit Package And A Method For Connecting An Integrated Circuit Die To An External Device App 20110121818 - Fefer; Yefim-Haim ; et al.	2011-05-26
Device and method for testing a noise immunity characteristic of analog circuits Grant 7,932,731 - Sofer , et al. April 26, 2	2011-04-26
METHOD AND CIRCUIT FOR eFUSE PROTECTION App 20090310266 - Etherton; Melanie ; et al.	2009-12-17
Device And Method For Testing A Noise Immunity Characteristic Of Analog Circuits App 20090134883 - Sofer; Sergey ; et al.	2009-05-28
Device and Method for Compensating for Voltage Drops App 20080224684 - Sofer; Sergey ; et al.	2008-09-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.