loadpatents
Patent applications and USPTO patent grants for Neer; Jay Henry.The latest application filed is for "gbic connector with circuit board mating faces".
Patent | Date |
---|---|
GBIC connector with circuit board mating faces Grant 6,241,534 - Neer , et al. June 5, 2 | 2001-06-05 |
Low profile computer assembly using paired back-to-back peripheral card connectors that support different bus form factors and are mounted on a riser card Grant 6,147,871 - DeWitt , et al. November 14, 2 | 2000-11-14 |
Adapter frame assembly for electrical connectors Grant 6,095,862 - Doye , et al. August 1, 2 | 2000-08-01 |
Low profile riser card assembly using paired back-to-back peripheral card connectors mounted on universal footprints supporting different bus form factors Grant 5,926,378 - DeWitt , et al. July 20, 1 | 1999-07-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.