loadpatents
name:-0.0013558864593506
name:-0.050812959671021
name:-0.00065302848815918
Naylor; Jimmy R. Patent Filings

Naylor; Jimmy R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Naylor; Jimmy R..The latest application filed is for "nonlinear via arrays for resistors to reduce systematic circuit offsets".

Company Profile
0.11.1
  • Naylor; Jimmy R. - Tucson AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Nonlinear via arrays for resistors to reduce systematic circuit offsets
Grant 7,449,783 - Beach , et al. November 11, 2
2008-11-11
Nonlinear via arrays for resistors to reduce systematic circuit offsets
App 20060249793 - Beach; Eric W. ;   et al.
2006-11-09
R/2R ladder circuit and method for digital-to-analog converter
Grant 5,969,658 - Naylor October 19, 1
1999-10-19
Hysteresis-insensitive single-comparator successive approximation analog-to-digital converter
Grant 5,235,333 - Naylor , et al. August 10, 1
1993-08-10
Bootstrapped FET sampling switch
Grant 5,172,019 - Naylor , et al. December 15, 1
1992-12-15
Dual analog-to-digital converter with single successive approximation register
Grant 4,940,981 - Naylor , et al. July 10, 1
1990-07-10
High speed successive approximation register in analog-to-digital converter
Grant 4,777,470 - Naylor , et al. October 11, 1
1988-10-11
Low cost digital-to-analog converter with high precision feedback resistor and output amplifier
Grant 4,647,906 - Naylor , et al. March 3, 1
1987-03-03
Bit adjustment and filter circuit for digital-to-analog converter
Grant 4,607,250 - Naylor , et al. August 19, 1
1986-08-19
Input level shifting circuit for low voltage digital-to-analog converter
Grant 4,607,249 - Naylor August 19, 1
1986-08-19
Digital-to-analog converter having open-loop voltage reference for regulating bit switch currents
Grant 4,381,497 - Lillis , et al. April 26, 1
1983-04-26
Method and apparatus for automatically calibrating a digital to analog converter
Grant 4,222,107 - Mrozowski , et al. September 9, 1
1980-09-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed