Nautiyal; Vivek
Patent Applications and Registrations
Patent applications and USPTO patent grants for Nautiyal; Vivek.The latest application filed is for "coupling compensation circuitry".
Company Profile
18.25.21
- Nautiyal; Vivek - Milpitas CA
- Nautiyal; Vivek - Chavannes-Pres-Renens CH
- Nautiyal; Vivek - Uttaranchal IN
- Nautiyal; Vivek - Uttranchal IN
- Nautiyal; Vivek - Kotdwara IN
- Nautiyal; Vivek - District Garhwal IN
- Nautiyal; Vivek - Garhwal IN
- Nautiyal; Vivek - Balasaur Kotdwara IN
Patent Activity
| Patent | Date |
|---|---|
| Dummy bitline circuitry Grant 11,232,833 - Akkur , et al. January 25, 2 | 2022-01-25 |
| Write assist circuitry Grant 11,043,262 - Madhavan , et al. June 22, 2 | 2021-06-22 |
| Integrated circuit using discharging circuitries for bit lines Grant 10,878,892 - Gupta , et al. December 29, 2 | 2020-12-29 |
| Routing structures for memory applications Grant 10,839,861 - Nautiyal , et al. November 17, 2 | 2020-11-17 |
| Coupling compensation circuitry Grant 10,755,774 - Nautiyal , et al. A | 2020-08-25 |
| Dummy bitline circuitry Grant 10,748,583 - Gupta , et al. A | 2020-08-18 |
| Coupling Compensation Circuitry App 20200219559 - Nautiyal; Vivek ; et al. | 2020-07-09 |
| High-speed memory architecture Grant 10,622,038 - Gupta , et al. | 2020-04-14 |
| Coupling compensation circuitry Grant 10,600,477 - Nautiyal , et al. | 2020-03-24 |
| High-Speed Memory Architecture App 20200005836 - Gupta; Lalit ; et al. | 2020-01-02 |
| Integrated Circuit Using Discharging Circuitries for Bit Lines App 20190325949 - Gupta; Lalit ; et al. | 2019-10-24 |
| Coupling Compensation Circuitry App 20190325948 - Nautiyal; Vivek ; et al. | 2019-10-24 |
| Power-on-reset circuit Grant 10,425,076 - Gupta , et al. Sept | 2019-09-24 |
| Write Assist Circuitry App 20190237135 - Madhavan; Arjunesh Namboothiri ; et al. | 2019-08-01 |
| Routing Structures for Memory Applications App 20190237111 - Nautiyal; Vivek ; et al. | 2019-08-01 |
| Dummy Bitline Circuitry App 20190198064 - Gupta; Lalit ; et al. | 2019-06-27 |
| Dummy Wordline Tracking Circuitry App 20190122724 - Gupta; Lalit ; et al. | 2019-04-25 |
| Dummy wordline tracking circuitry Grant 10,269,416 - Gupta , et al. | 2019-04-23 |
| Bitline write assist circuitry Grant 10,217,496 - Nautiyal , et al. Feb | 2019-02-26 |
| Self-Timing Path with Substrate-Connected Dummy Bitline App 20190057735 - Akkur; Abhishek B. ; et al. | 2019-02-21 |
| Skewed corner tracking for memory write operations Grant 10,147,482 - Dasani , et al. De | 2018-12-04 |
| Power-On-Reset Circuit App 20180331681 - Gupta; Lalit ; et al. | 2018-11-15 |
| Skewed Corner Tracking for Memory Write Operations App 20180268894 - Dasani; Jitendra ; et al. | 2018-09-20 |
| Integrated circuit using shaping and timing circuitries Grant 10,074,410 - Nautiyal , et al. September 11, 2 | 2018-09-11 |
| Power-on-reset circuit Grant 10,033,376 - Gupta , et al. July 24, 2 | 2018-07-24 |
| Integrated Circuit Using Shaping and Timing Circuitries App 20180096715 - Nautiyal; Vivek ; et al. | 2018-04-05 |
| Redundancy schemes for memory cell repair Grant 9,911,510 - Kwon , et al. March 6, 2 | 2018-03-06 |
| Read assist circuitry Grant 9,824,749 - Nautiyal , et al. November 21, 2 | 2017-11-21 |
| Power-On-Reset Circuit App 20170317672 - Gupta; Lalit ; et al. | 2017-11-02 |
| Redundancy schemes for memory Grant 9,711,243 - Nautiyal , et al. July 18, 2 | 2017-07-18 |
| Techniques for block refreshing a semiconductor memory device Grant 8,223,574 - Nautiyal , et al. July 17, 2 | 2012-07-17 |
| Techniques For Block Refreshing A Semiconductor Memory Device App 20100110816 - NAUTIYAL; Vivek ; et al. | 2010-05-06 |
| Memory with reduced bitline leakage current and method for the same Grant 7,433,239 - Nautiyal , et al. October 7, 2 | 2008-10-07 |
| Memory device and method of controlling access to such a memory device Grant 7,420,859 - Nautiyal September 2, 2 | 2008-09-02 |
| Memory device and method of controlling access to such a memory device App 20080141067 - Nautiyal; Vivek | 2008-06-12 |
| Memory Device And Method For Performing Write Operations In Such A Memory Device App 20080130378 - Nautiyal; Vivek | 2008-06-05 |
| Memory device and method for performing write operations in such a memory device Grant 7,379,347 - Nautiyal May 27, 2 | 2008-05-27 |
| Logic device with reduced leakage current Grant 7,372,764 - Nautiyal , et al. May 13, 2 | 2008-05-13 |
| Method and system for reducing power consumption in digital circuitry using charge redistribution circuits Grant 7,116,137 - Nautiyal , et al. October 3, 2 | 2006-10-03 |
| Memory with reduced bitline leakage current and method for the same App 20060152965 - Nautiyal; Vivek ; et al. | 2006-07-13 |
| Memory architecture for increased speed and reduced power consumption Grant 7,035,132 - Nautiyal , et al. April 25, 2 | 2006-04-25 |
| Logic device with reduced leakage current App 20060050590 - Nautiyal; Vivek ; et al. | 2006-03-09 |
| Sense amplifier with feedback-controlled bitline access Grant 6,894,541 - Nautiyal , et al. May 17, 2 | 2005-05-17 |
| Method and system for reducing power consumption in digital circuitry using charge redistribution circuits App 20040239368 - Nautiyal, Vivek ; et al. | 2004-12-02 |
| Sense amplifier with feedback-controlled bitline access App 20040130353 - Nautiyal, Vivek ; et al. | 2004-07-08 |
| Memory architecture for increased speed and reduced power consumption App 20040022111 - Nautiyal, Vivek ; et al. | 2004-02-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 