Nautiyal; Hemant

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nautiyal; Hemant.The latest application filed is for "method and system for fault collection and reaction in system-on-chip".

Company Profile

3.9.12

Nautiyal; Hemant - Noida IN
Nautiyal; Hemant - Greater Noida IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and system for fault collection and reaction in system-on-chip Grant 11,334,409 - Nautiyal , et al. May 17, 2	2022-05-17
Method And System For Fault Collection And Reaction In System-on-chip App 20210397502 - Nautiyal; Hemant ; et al.	2021-12-23
Fault detection circuit with progress register and status register Grant 10,831,578 - Nautiyal , et al. November 10, 2	2020-11-10
Fault Detection Circuit With Progress Register And Status Register App 20200104204 - Nautiyal; Hemant ; et al.	2020-04-02
Communication system for transmitting and receiving control frames Grant 10,261,924 - Nautiyal , et al.	2019-04-16
Communication System For Transmitting And Receiving Control Frames App 20180039589 - NAUTIYAL; HEMANT ; et al.	2018-02-08
Memory controller Grant 9,355,691 - Singh , et al. May 31, 2	2016-05-31
Direct Memory Access For Command-based Memory Device App 20160110119 - Singh; Prabhjot ; et al.	2016-04-21
Memory Controller App 20150380067 - Singh; Prabhjot ; et al.	2015-12-31
Method and system for booting electronic device from NAND flash memory Grant 8,990,549 - Nautiyal , et al. March 24, 2	2015-03-24
Memory Controller For Memory Device App 20140122775 - Gera; Nitin ; et al.	2014-05-01
Method And System For Booting Electronic Device From Nand Flash Memory App 20140019741 - Nautiyal; Hemant ; et al.	2014-01-16
Memory controller address and data pin multiplexing Grant 8,321,649 - Nautiyal , et al. November 27, 2	2012-11-27
Bus bridge and method for interfacing out-of-order bus and multiple ordered buses Grant 8,285,908 - Deogharia , et al. October 9, 2	2012-10-09
Memory Controller Address And Data Pin Multiplexing App 20120239900 - Nautiyal; Hemant ; et al.	2012-09-20
Bus Bridge And Method For Interfacing Out-of-order Bus And Multiple Ordered Buses App 20110185102 - DEOGHARIA; Amar Nath ; et al.	2011-07-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.