loadpatents
Patent applications and USPTO patent grants for Nauta; Bram.The latest application filed is for "systems and methods for analog finite impulse response filters".
Patent | Date |
---|---|
Frequency reference generator Grant 11,018,625 - Delke , et al. May 25, 2 | 2021-05-25 |
Systems and methods for analog finite impulse response filters Grant 10,903,820 - Thijssen , et al. January 26, 2 | 2021-01-26 |
Systems And Methods For Analog Finite Impulse Response Filters App 20200321943 - Thijssen; Bartholomeus Jacobus ;   et al. | 2020-10-08 |
Feedforward phase noise compensation Grant 10,291,214 - Thijssen , et al. | 2019-05-14 |
Feedforward Phase Noise Compensation App 20180254774 - Thijssen; Bartholomeus Jacobus ;   et al. | 2018-09-06 |
Wireless communication receiver Grant 10,033,420 - Lien , et al. July 24, 2 | 2018-07-24 |
Wireless Communication Receiver App 20170373710 - Lien; Yuan-Ching ;   et al. | 2017-12-28 |
Wireless receiver with high linearity Grant 9,692,471 - Lien , et al. June 27, 2 | 2017-06-27 |
Method and circuitry for CMOS transconductor linearization Grant 9,531,335 - Subramaniyan , et al. December 27, 2 | 2016-12-27 |
Current source array Grant 9,455,689 - Cathelin , et al. September 27, 2 | 2016-09-27 |
Wireless Receiver With High Linearity App 20160211873 - LIEN; Yuan-Ching ;   et al. | 2016-07-21 |
Method And Circuitry For Cmos Transconductor Linearization App 20160134240 - Subramaniyan; Harish Kundur ;   et al. | 2016-05-12 |
Frequency synthesiser Grant 9,240,772 - Drago , et al. January 19, 2 | 2016-01-19 |
Current Source Array App 20150137874 - CATHELIN; Andreia ;   et al. | 2015-05-21 |
Polyphase harmonic rejection mixer Grant 8,606,210 - Ru , et al. December 10, 2 | 2013-12-10 |
Sampling phase lock loop (PLL) with low power clock buffer Grant 8,427,209 - Gao , et al. April 23, 2 | 2013-04-23 |
Low power and low spur sampling PLL Grant 8,395,427 - Gao , et al. March 12, 2 | 2013-03-12 |
Sampling Phase Lock Loop (PLL) With Low Power Clock Buffer App 20130038365 - Gao; Xiang ;   et al. | 2013-02-14 |
Spur reduction technique for sampling PLL's Grant 8,373,481 - Gao , et al. February 12, 2 | 2013-02-12 |
Spur Reduction Technique For Sampling Pll's App 20120154003 - Gao; Xiang ;   et al. | 2012-06-21 |
Frequency Synthesiser App 20120139587 - Drago; Salvatore ;   et al. | 2012-06-07 |
Polyphase Harmonic Rejection Mixer App 20110298521 - Ru; Zhiyu ;   et al. | 2011-12-08 |
Frequency divider Grant 7,737,738 - Acar , et al. June 15, 2 | 2010-06-15 |
Phase-locked loop including sampling phase detector and charge pump with pulse width control Grant 7,737,743 - Gao , et al. June 15, 2 | 2010-06-15 |
Frequency divider Grant 7,671,641 - Acar , et al. March 2, 2 | 2010-03-02 |
Phase-locked-loop with reduced clock jitter Grant 7,606,343 - Nauta , et al. October 20, 2 | 2009-10-20 |
Frequency Divider App 20080265953 - Acar; Mustafa ;   et al. | 2008-10-30 |
Phase locked loop Grant 7,218,157 - Van De Beek , et al. May 15, 2 | 2007-05-15 |
Phase locked loop App 20060164137 - Van De Beek; Remco Cornelis Herman ;   et al. | 2006-07-27 |
Phase-locked-loop with reduced clock jitter App 20050084051 - Nauta, Bram ;   et al. | 2005-04-21 |
Two-wire interface for digital microphones Grant 6,853,733 - Groothedde , et al. February 8, 2 | 2005-02-08 |
Line driver with adaptive output impedance Grant 5,973,490 - Nauta October 26, 1 | 1999-10-26 |
Line driver with adaptive output impedance Grant 5,936,393 - Nauta August 10, 1 | 1999-08-10 |
Folding stage for a folding analog-to-digital converter Grant 5,633,638 - Venes , et al. May 27, 1 | 1997-05-27 |
Line driver with adaptive output impedance Grant 5,510,751 - Nauta April 23, 1 | 1996-04-23 |
Single-to-differential converter Grant 5,404,050 - Nauta April 4, 1 | 1995-04-04 |
Electrically controllable oscillator circuit, and electrically controllable filter arrangement comprising said circuits Grant 5,117,205 - Nauta May 26, 1 | 1992-05-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.