loadpatents
name:-0.023442029953003
name:-0.024291038513184
name:-0.0004270076751709
Naura; David Patent Filings

Naura; David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Naura; David.The latest application filed is for "method for block writing in a memory".

Company Profile
0.23.19
  • Naura; David - Aix en Provence N/A FR
  • Naura; David - Aux En Provence FR
  • Naura; David - Tivoli-bat FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Passive contactless integrated circuit comprising a flag for monitoring an erase/programming voltage
Grant 8,410,910 - Naura , et al. April 2, 2
2013-04-02
Method for configuring a memory space divided into memory banks
Grant 8,180,992 - Moreaux , et al. May 15, 2
2012-05-15
Antenna impedance modulation method
Grant 8,022,889 - Rizzo , et al. September 20, 2
2011-09-20
Method for block writing in a memory
Grant 7,881,124 - Kari , et al. February 1, 2
2011-02-01
Method for dividing a number by a fraction having a number in the form of a power of 2 at the numerator
Grant 7,801,940 - Moreaux , et al. September 21, 2
2010-09-21
Persistent volatile memory with sense amplifier and discharge switch
Grant 7,679,945 - Rizzo , et al. March 16, 2
2010-03-16
Method and device for generating a clock signal
Grant 7,675,341 - Moreaux , et al. March 9, 2
2010-03-09
Clock generation method and device for decoding from an asynchronous data signal
Grant 7,614,564 - Kari , et al. November 10, 2
2009-11-10
Binary frequency divider
Grant 7,602,878 - Moreaux , et al. October 13, 2
2009-10-13
Method For Block Writing In A Memory
App 20090094410 - Kari; Ahmed ;   et al.
2009-04-09
Passive Contactless Integrated Circuit Comprising A Flag For Monitoring An Erase/programming Voltage
App 20090066483 - Naura; David ;   et al.
2009-03-12
Binary Frequency Divider
App 20090022260 - Moreaux; Christophe ;   et al.
2009-01-22
Method for checking block erasing of a memory and circuit thereof
Grant 7,460,401 - Naura , et al. December 2, 2
2008-12-02
Method and device for checking the execution of a write command for writing in a memory
Grant 7,447,080 - Kari , et al. November 4, 2
2008-11-04
Integrated circuit with a data memory protected against UV erasure
Grant 7,436,702 - Naura , et al. October 14, 2
2008-10-14
Persistent Volatile Memory Cell
App 20080212360 - Rizzo; Pierre ;   et al.
2008-09-04
Method And Device For Generating A Clock Signal
App 20080211562 - Moreaux; Christophe ;   et al.
2008-09-04
Antenna Impedance Modulation Method
App 20080212346 - Rizzo; Pierre ;   et al.
2008-09-04
Method For Configuring A Memory Space Divided Into Memory Banks
App 20080209155 - Moreaux; Christophe ;   et al.
2008-08-28
Method And Device For Checking The Execution Of A Write Command For Writing In A Memory
App 20070153581 - Kari; Ahmed ;   et al.
2007-07-05
Method For Dividing A Number By A Fraction Having A Number In The Form Of A Power Of 2 At The Numerator
App 20070146174 - Moreaux; Christophe ;   et al.
2007-06-28
Procedure and device for identifying an operating mode of a controlled device
Grant 7,237,157 - Naura , et al. June 26, 2
2007-06-26
Method For Generating Variable Numbers
App 20070063879 - Moreaux; Christophe ;   et al.
2007-03-22
Integrated Circuit With A Data Memory Protected Against Uv Erasure
App 20070058430 - Naura; David ;   et al.
2007-03-15
Method For Checking The Block Erasing Of A Memory
App 20070053233 - Naura; David ;   et al.
2007-03-08
Clock generation method and device for decoding from an asynchronous data signal
App 20060115003 - Kari; Ahmed ;   et al.
2006-06-01
Method for erasing/programming a non-volatile electrically erasable memory
Grant 7,012,837 - Naura , et al. March 14, 2
2006-03-14
Method for erasing/programming a non-volatile electrically erasable memory
App 20050207230 - Naura, David ;   et al.
2005-09-22
Procedure and device for identifying an operating mode of a controlled device
App 20050015533 - Naura, David ;   et al.
2005-01-20
Two-threshold comparator insensitive to its environment
App 20040217793 - Bertrand, Bertrand ;   et al.
2004-11-04
Word programmable EEPROM memory comprising column selection latches with two functions
Grant 6,714,450 - Bertrand , et al. March 30, 2
2004-03-30
Circuit and associated method for the erasure or programming of a memory cell
Grant 6,621,737 - Naura , et al. September 16, 2
2003-09-16
Word programmable EEPROM memory comprising column selection latches with two functions
App 20020163832 - Bertrand, Bertrand ;   et al.
2002-11-07
Circuit and associated method for the erasure or programming of a memory cell
App 20020126534 - Naura, David ;   et al.
2002-09-12
Memory Incorporating Column Register And Method Of Writing In Said Memory
App 20020031015 - Bertrand, Bertrand ;   et al.
2002-03-14
Method to verify the integrity of the decoding circuits of a memory
Grant 6,212,112 - Naura , et al. April 3, 2
2001-04-03
Ring oscillator using CMOS technology
Grant 6,127,898 - Naura October 3, 2
2000-10-03
Method and circuit for the programming and erasure of a memory
Grant 6,034,895 - Naura , et al. March 7, 2
2000-03-07
Non-volatile electrically erasable and programmable memory
Grant 5,999,447 - Naura , et al. December 7, 1
1999-12-07
Non-volatile memory in integrated circuit form with fast reading
Grant 5,946,241 - Zink , et al. August 31, 1
1999-08-31
Voltage and/or current reference generator for an integrated circuit
Grant 5,841,270 - Do , et al. November 24, 1
1998-11-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed