nation george wayne

Patent Applications and Registrations

Patent applications and USPTO patent grants for nation george wayne.The latest application filed is for "proxy responder for handling anomalies in a hardware system".

Company Profile

2.20.16

- Rochester MN US
Nation; George Wayne - Rochester MN
Nation; George Wayne - Eyota MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Proxy responder for handling anomalies in a hardware system Grant 08924779 -	2014-12-30
Proxy responder for handling anomalies in a hardware system Grant 8,924,779 - Nation , et al. December 30, 2	2014-12-30
Proxy Responder for Handling Anomalies in a Hardware System App 20130262918 - Nation; George Wayne ; et al.	2013-10-03
Base platforms with combined ASIC and FPGA features and process of using the same Grant 8,484,608 - Delp , et al. July 9, 2	2013-07-09
Methods And Apparatus For Increasing Device Access Performance In Data Processing Systems App 20130111181 - Kothamasu; Srinivasa Rao ; et al.	2013-05-02
Flexible template having embedded gate array and composable memory for integrated circuits Grant 7,831,653 - Nation , et al. November 9, 2	2010-11-09
Methods and structures for improved buffer management and dynamic adaptation of flow control status in high-speed communication networks Grant 7,684,326 - Nation , et al. March 23, 2	2010-03-23
Base Platforms With Combined Asic And Fpga Features And Process Of Using The Same App 20100031222 - Delp; Gary S. ; et al.	2010-02-04
Computer main memory incorporating volatile and non-volatile memory App 20090313416 - Nation; George Wayne	2009-12-17
Base platforms with combined ASIC and FPGA features and process of using the same Grant 7,620,924 - Delp , et al. November 17, 2	2009-11-17
Composable system-in-package integrated circuits and process of composing the same Grant 7,491,579 - Delp , et al. February 17, 2	2009-02-17
Suite of tools to design integrated circuits Grant 7,430,725 - Broberg, III , et al. September 30, 2	2008-09-30
Flow control enhancement Grant 7,379,422 - Nation May 27, 2	2008-05-27
Methods And Structures For Improved Buffer Management And Dynamic Adaptation Of Flow Control Status In High-speed Communication Networks App 20080037428 - Nation; George Wayne ; et al.	2008-02-14
Methods and structures for improved buffer management and dynamic adaption of flow control status in high-speed communication networks Grant 7,301,906 - Nation , et al. November 27, 2	2007-11-27
Base platforms with combined ASIC and FPGA features and process of using the same App 20060236292 - Delp; Gary S. ; et al.	2006-10-19
Composable system-in-package integrated circuits and process of composing the same App 20060236270 - Delp; Gary S. ; et al.	2006-10-19
Automated selection and placement of memory during design of an integrated circuit Grant 7,069,523 - Nation , et al. June 27, 2	2006-06-27
Simplified process to design integrated circuits Grant 7,055,113 - Broberg, III , et al. May 30, 2	2006-05-30
Suite of tools to design integrated circuits App 20050240892 - Broberg, Robert Neal Carlton III ; et al.	2005-10-27
Placement of configurable input/output buffer structures during design of integrated circuits Grant 6,823,502 - Wingren , et al. November 23, 2	2004-11-23
Placement of configurable input/output buffer structures during design of integrated circuits App 20040128626 - Wingren, Matthew Scott ; et al.	2004-07-01
Simplified process to design integrated circuits App 20040128641 - Broberg, Robert Neal Carlton III ; et al.	2004-07-01
Flow control enhancement App 20040120334 - Nation, George Wayne	2004-06-24
Flexible template having embedded gate array and composable memory for integrated circuits App 20040114622 - Nation, George Wayne ; et al.	2004-06-17
Automated selection and placement of memory during design of an integrated circuit App 20040117744 - Nation, George Wayne ; et al.	2004-06-17
Methods and structures for improved buffer management and dynamic adaption of flow control status in high-speed communication networks App 20030117958 - Nation, George Wayne ; et al.	2003-06-26
Processor-memory bus architecture for supporting multiple processors Grant 6,557,069 - Drehmel , et al. April 29, 2	2003-04-29
Apparatus and method for retrofitting multi-threaded operations on a computer by partitioning and overlapping registers Grant 6,233,599 - Nation , et al. May 15, 2	2001-05-15
System and method for self-identifying and configuring the nodes of a network Grant 6,188,675 - Casper , et al. February 13, 2	2001-02-13
System and method for identifying valid portion of computer resource identifier Grant 6,041,324 - Earl , et al. March 21, 2	2000-03-21
Indicating when clickable image link on a hypertext image map of a computer web browser has been traversed Grant 5,983,244 - Nation November 9, 1	1999-11-09
Method for optimizing reissue commands in master-slave processing systems Grant 5,805,837 - Hoover , et al. September 8, 1	1998-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.