Narayan; Rammohan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Narayan; Rammohan.The latest application filed is for "cache holding register for delayed update of a cache line into an instruction cache".

Company Profile

0.12.0

Narayan; Rammohan - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Cache holding register for delayed update of a cache line into an instruction cache Grant 6,076,146 - Tran , et al. June 13, 2	2000-06-13
Microcode scan unit for scanning microcode instructions using predecode data Grant 5,968,163 - Narayan , et al. October 19, 1	1999-10-19
Method and apparatus for predecoding variable byte length instructions for scanning of a number of RISC operations Grant 5,940,602 - Narayan , et al. August 17, 1	1999-08-17
Parallel mask decoder and method for generating said mask Grant 5,935,239 - Narayan August 10, 1	1999-08-10
Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method Grant 5,859,991 - Narayan January 12, 1	1999-01-12
Instruction alignment using a dispatch list and a latch list Grant 5,859,992 - Tran , et al. January 12, 1	1999-01-12
Instruction scanning unit for locating instructions via parallel scanning of start and end byte information Grant 5,852,727 - Narayan , et al. December 22, 1	1998-12-22
Invalid instruction scan unit for detecting invalid predecode data corresponding to instructions being fetched Grant 5,850,532 - Narayan , et al. December 15, 1	1998-12-15
Parallel mask decoder and method for generating said mask Grant 5,826,071 - Narayan October 20, 1	1998-10-20
Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions Grant 5,822,559 - Narayan , et al. October 13, 1	1998-10-13
Superscaler microprocessor employing a parallel mask decoder Grant 5,781,789 - Narayan July 14, 1	1998-07-14
Byte queue divided into multiple subqueues for optimizing instruction selection logic Grant 5,748,978 - Narayan , et al. May 5, 1	1998-05-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.